Home
last modified time | relevance | path

Searched full:switch (Results 1 – 25 of 612) sorted by relevance

12345678910>>...25

/Documentation/devicetree/bindings/net/dsa/
Dbrcm,sf2.yaml7 title: Broadcom Starfighter 2 integrated switch
16 - brcm,bcm4908-switch
17 - brcm,bcm7278-switch-v4.0
18 - brcm,bcm7278-switch-v4.8
19 - brcm,bcm7445-switch-v4.0
47 const: switch
52 - description: switch's main clock
53 - description: dividing of the switch core clock
63 description: maximum number of integrated gigabit PHYs in the switch
67 description: maximum number of RGMII interfaces supported by the switch
[all …]
Ddsa.yaml7 title: Ethernet Switch
21 $ref: /schemas/net/ethernet-switch.yaml#
29 cluster a switch takes. <0 0> is cluster 0, switch 0. <0 1> is cluster 0,
30 switch 1. <1 0> is cluster 1, switch 0. A switch not part of any cluster
38 description: A DSA switch without any extra port properties
45 description: Ethernet switch ports
Dmarvell,mv88e6060.yaml7 title: Marvell MV88E6060 DSA switch
13 The Marvell MV88E6060 switch has been produced and sold by Marvell
14 since at least 2008. The switch has one pin ADDR4 that controls the
15 MDIO address of the switch to be 0x10 or 0x00, and on the MDIO bus
16 connected to the switch, the PHYs inside the switch appear as
18 from many other DSA switches this switch does not have an internal
25 The MV88E6060 is the oldest Marvell DSA switch product, and
53 ethernet-switch@16 {
Dmarvell,mv88e6xxx.yaml7 title: Marvell MV88E6xxx DSA switch family
13 The Marvell MV88E6xxx switch series has been produced and sold
14 by Marvell since at least 2008. The switch has a few compatibles which
15 just indicate the base address of the switch, then operating systems
16 can investigate switch ID registers to find out which actual version
17 of the switch it is dealing with.
27 marvell,mv88e6085: This switch uses base address 0x10.
28 This switch and its siblings will be autodetected from
29 ID registers found in the switch, so only "marvell,mv88e6085" should be
33 marvell,mv88e6190: This switch uses base address 0x00.
[all …]
Ddsa-port.yaml7 title: Generic DSA Switch Port
15 A DSA switch port is a component of a switch that manages one MAC, and can
16 pass Ethernet frames. It can act as a stanadard Ethernet switch port, or have
19 $ref: /schemas/net/ethernet-switch-port.yaml#
34 Should be a list of phandles to other switch's DSA port. This
45 device is what the switch port is connected to
50 Instead of the default, the switch will use this tag protocol if
Dlan9303.txt1 SMSC/MicroChip LAN9303 three port ethernet switch
18 The integrated switch subnode should be specified according to the binding
19 described in dsa/dsa.txt. The CPU port of this switch is always port 0.
37 switch: switch@a {
67 phy-handle = <&switch>;
73 switch: switch-phy@0 {
/Documentation/ABI/testing/
Dsysfs-driver-bd9571mwv-regulator10 A. With a momentary power switch (or pulse signal), DDR
13 B. With a toggle power switch (or level signal), the
17 the accessory power switch from a power switch to a
18 wake-up switch,
19 2. Switch accessory power switch off, to prepare for
23 4. Switch accessory power switch on, to resume the
Dsysfs-bus-i2c-devices-fsa948015 What: /sys/bus/i2c/devices/.../switch
19 show or set the state of manual switch
22 VAUDIO switch to VAUDIO path
23 UART switch to UART path
24 AUDIO switch to AUDIO path
25 DHOST switch to DHOST path
26 AUTO switch automatically by device
Dsysfs-class-usb_role5 Place in sysfs for USB Role Switches. USB Role Switch is a
9 What: /sys/class/usb_role/<switch>/role
13 The current role of the switch. This attribute can be used for
23 What: /sys/class/usb_role/<switch>/connector
/Documentation/networking/dsa/
Ddsa.rst5 This document describes the **Distributed Switch Architecture (DSA)** subsystem
13 The Distributed Switch Architecture subsystem was primarily designed to
19 they configured/queried a switch port network device or a regular network
22 An Ethernet switch typically comprises multiple front-panel ports and one
25 receiving Ethernet frames from the switch. This is a very common setup for all
34 of multiple switches connected to each other is called a "switch tree".
41 The ideal case for using DSA is when an Ethernet switch supports a "switch tag"
42 which is a hardware feature making the switch insert a specific tag for each
57 - the "cpu" port is the Ethernet switch facing side of the management
69 Switch tagging protocols
[all …]
Dbcm_sf2.rst2 Broadcom Starfighter 2 Ethernet switch driver
5 Broadcom's Starfighter 2 Ethernet switch hardware block is commonly found and
12 The switch is typically deployed in a configuration involving between 5 to 13
21 The switch also supports specific congestion control features which allow MoCA
26 The switch hardware block is typically interfaced using MMIO accesses and
29 - ``SWITCH_CORE``: common switch registers
30 - ``SWITCH_REG``: external interfaces switch register
45 The SF2 switch is configured to enable a Broadcom specific 4-bytes switch tag
46 which gets inserted by the switch for every packet forwarded to the CPU
60 device_node pointers which are then accessible by the switch driver setup
[all …]
/Documentation/devicetree/bindings/net/
Dmicrochip,lan966x-switch.yaml4 $id: http://devicetree.org/schemas/net/microchip,lan966x-switch.yaml#
7 title: Microchip Lan966x Ethernet switch controller
13 The lan966x switch is a multi-port Gigabit AVB/TSN Ethernet Switch with
20 pattern: "^switch@[0-9a-f]+$"
23 const: microchip,lan966x-switch
55 - description: Reset controller used for switch core reset (soft reset)
59 - const: switch
87 Switch port number
141 switch: switch@e0000000 {
142 compatible = "microchip,lan966x-switch";
[all …]
Dethernet-switch.yaml4 $id: http://devicetree.org/schemas/net/ethernet-switch.yaml#
7 title: Generic Ethernet Switch
38 pattern: "switch[0-3]@[0-3]+$"
42 pattern: "^(ethernet-)?switch(@.*)?$"
58 description: Ethernet switch ports
74 description: An ethernet switch without any extra port properties
81 description: Ethernet switch ports
82 $ref: ethernet-switch-port.yaml#
Dti,cpsw-switch.yaml4 $id: http://devicetree.org/schemas/net/ti,cpsw-switch.yaml#
7 title: TI SoC Ethernet Switch Controller (CPSW)
14 The 3-port switch gigabit ethernet subsystem provides ethernet packet
15 communication and can be configured as an ethernet switch. It provides the
24 - const: ti,cpsw-switch
26 - const: ti,am335x-cpsw-switch
27 - const: ti,cpsw-switch
29 - const: ti,am4372-cpsw-switch
30 - const: ti,cpsw-switch
32 - const: ti,dra7-cpsw-switch
[all …]
Dmscc,vsc7514-switch.yaml4 $id: http://devicetree.org/schemas/net/mscc,vsc7514-switch.yaml#
7 title: Microchip VSC7514 Ethernet switch controller
15 Bindings for the Microchip VSC7514 switch driver
17 The VSC7514 switch driver handles up to 11 ports and can inject/extract
25 const: mscc,vsc7514-switch
27 $ref: ethernet-switch.yaml#/$defs/ethernet-ports
40 const: mscc,vsc7512-switch
52 - mscc,vsc7512-switch
53 - mscc,vsc7514-switch
130 switch@1010000 {
[all …]
Dmicrochip,sparx5-switch.yaml4 $id: http://devicetree.org/schemas/net/microchip,sparx5-switch.yaml#
7 title: Microchip Sparx5 Ethernet switch controller
14 The SparX-5 Enterprise Ethernet switch family provides a rich set of
28 The SparX-5 switch family targets managed Layer 2 and Layer 3
34 pattern: "^switch@[0-9a-f]+$"
37 const: microchip,sparx5-switch
67 - description: Reset controller used for switch core reset (soft reset)
71 - const: switch
92 description: Switch port number
140 switch: switch@600000000 {
[all …]
Dethernet-switch-port.yaml4 $id: http://devicetree.org/schemas/net/ethernet-switch-port.yaml#
7 title: Generic Ethernet Switch Port
15 An Ethernet switch port is a component of a switch that manages one MAC, and
/Documentation/networking/device_drivers/ethernet/freescale/dpaa2/
Dswitch-driver.rst5 DPAA2 Switch driver
10 The DPAA2 Switch driver probes on the Datapath Switch (DPSW) object which can
14 The driver uses the switch device driver model and exposes each switch port as
24 [dpaa2-eth] [dpaa2-eth] [ dpaa2-switch ]
35 Creating an Ethernet Switch
38 The dpaa2-switch driver probes on DPSW devices found on the fsl-mc bus. These
43 At the moment, the dpaa2-switch driver imposes the following restrictions on
46 * The minimum number of FDBs should be at least equal to the number of switch
47 interfaces. This is necessary so that separation of switch ports can be
48 done, ie when not under a bridge, each switch port will have its own FDB.
[all …]
/Documentation/networking/devlink/
Ddevlink-eswitch-attr.rst4 Devlink E-Switch Attribute
7 Devlink E-Switch supports two modes of operation: legacy and switchdev.
13 capabilities of the E-Switch to hardware. In switchdev mode, more switching
14 rules and logic can be offloaded to the hardware switch ASIC. It enables
20 In addition, the devlink E-Switch also comes with other attributes listed
26 The following is a list of E-Switch attributes.
28 .. list-table:: E-Switch attributes
41 the E-Switch to hardware.
45 headers on the TX descriptor so the e-switch can do proper
/Documentation/devicetree/bindings/usb/
Dgpio-sbu-mux.yaml29 description: Switch enable GPIO
37 mode-switch: true
38 orientation-switch: true
49 - orientation-switch
53 - $ref: usb-switch.yaml#
56 - mode-switch
105 mode-switch;
106 orientation-switch;
Dqcom,wcd939x-usbss.yaml7 title: Qualcomm WCD9380/WCD9385 USB SubSystem Altmode/Analog Audio Switch
14 functionally separate USB SubSystem for Altmode/Analog Audio Switch
38 mode-switch: true
39 orientation-switch: true
62 - $ref: usb-switch.yaml#
78 mode-switch;
79 orientation-switch;
Dite,it5205.yaml23 mode-switch:
27 orientation-switch:
44 - orientation-switch
60 mode-switch;
61 orientation-switch;
/Documentation/devicetree/bindings/reset/
Dmicrochip,rst.yaml7 title: Microchip Sparx5 Switch Reset Controller
14 The Microchip Sparx5 Switch provides reset control and implements the following
16 - One Time Switch Core Reset (Soft Reset)
24 - microchip,sparx5-switch-reset
25 - microchip,lan966x-switch-reset
54 compatible = "microchip,sparx5-switch-reset";
/Documentation/sound/cards/
Dcmipci.rst30 The rear output can be heard only when "Four Channel Mode" switch is
35 When "Four Channel Mode" switch is off, the output from rear speakers
38 before your turn off this switch.
51 control switch in the driver "Line-In As Rear", which you can change
52 via alsamixer or somewhat else. When this switch is on, line-in jack
56 The "Exchange DAC" switch is used to exchange front and rear playback
136 To enable SPDIF output, you need to turn on "IEC958 Output Switch"
141 from line-out with "IEC958 In Monitor" switch at any time (see
147 off. (Also don't forget to turn on "IEC958 Output Switch", too.)
154 output through SPDIF. This switch appears only on old chip
[all …]
/Documentation/driver-api/cxl/
Daccess-coordinates.rst12 the endpoints behind a switch being more than the switch upstream link.
65 has a CXL switch as a parent, then min() of calculated bandwidth and the
66 bandwidth from the SSLBIS for the switch downstream port that is associated
70 RP device. If the endpoint is behind a switch, the device pointer would be the
71 upstream device of the parent switch.
75 If there is another switch upstream, the code takes the min() of the current
76 gathered bandwidth and the upstream link bandwidth. If there's a switch
77 upstream, then the SSLBIS of the upstream switch.
80 or walking through the switch(es), cxl_rp_gather_bandwidth() is called. At

12345678910>>...25