Home
last modified time | relevance | path

Searched full:two (Results 1 – 25 of 1804) sorted by relevance

12345678910>>...73

/Documentation/devicetree/bindings/iommu/
Dmediatek,iommu.yaml14 this M4U have two generations of HW architecture. Generation one uses flat
15 pagetable, and only supports 4K size page mapping. Generation two uses the
74 - mediatek,mt2712-m4u # generation two
75 - mediatek,mt6779-m4u # generation two
76 - mediatek,mt6795-m4u # generation two
77 - mediatek,mt8167-m4u # generation two
78 - mediatek,mt8173-m4u # generation two
79 - mediatek,mt8183-m4u # generation two
80 - mediatek,mt8186-iommu-mm # generation two
81 - mediatek,mt8188-iommu-vdo # generation two
[all …]
/Documentation/devicetree/bindings/sound/
Dfsl,audmix.yaml14 The Audio Mixer is a on-chip functional module that allows mixing of two
15 audio streams into a single audio stream. Audio Mixer has two input serial
16 audio interfaces. These are driven by two Synchronous Audio interface
19 from two interfaces into a single sample. Before mixing, audio samples of
20 two inputs can be attenuated based on configuration. The output of the
31 Mixing operation is independent of audio sample rate but the two audio
Dcs35l32.txt20 of the two: Class G or adaptive LED voltage.
28 Determines the data packed in a two-CS35L32 configuration.
34 - cirrus,sdout-share : SDOUT sharing. Determines whether one or two CS35L32
37 1 = Two IC's.
Dmvebu-audio.txt13 With "marvell,armada-380-audio" two other regions are required:
20 with "marvell,dove-audio", a list of two interrupts, the first for
23 - clocks: one or two phandles.
Dmt6359.yaml23 Indicates how many data pins are used to transmit two channels of PDM
24 signal. 0 means two wires, 1 means one wire. Default value is 0.
26 - 0 # two wires
Dmt6358.txt16 - mediatek,dmic-mode : Indicates how many data pins are used to transmit two
17 channels of PDM signal. 0 means two wires, 1 means one wire. Default
/Documentation/devicetree/bindings/phy/
Dfsl,imx8qm-lvds-phy.yaml14 It converts two groups of four 7/10 bits of CMOS data into two
19 through the two groups of LVDS data streams. Together with the
20 transmit clocks, the two groups of LVDS data streams form two
Dapm-xgene-phy.txt19 Two set of 3-tuple setting for each (up to 3)
25 Two set of 3-tuple setting for each (up to 3)
28 gain control. Two set of 3-tuple setting for each
31 - apm,tx-amplitude : Amplitude control. Two set of 3-tuple setting for
35 - apm,tx-pre-cursor1 : 1st pre-cursor emphasis taps control. Two set of
39 - apm,tx-pre-cursor2 : 2nd pre-cursor emphasis taps control. Two set of
43 - apm,tx-post-cursor : Post-cursor emphasis taps control. Two set of
/Documentation/devicetree/bindings/display/bridge/
Dfsl,imx8qxp-ldb.yaml13 The Freescale i.MX8qm/qxp LVDS Display Bridge(LDB) has two channels.
20 format and can map the input to VESA or JEIDA standards. The two channels
22 them to use. Two LDB channels from two LDB instances can work together in
28 input color format. The two channels can be used simultaneously, either
29 in dual mode or split mode. In dual mode, the two channels output identical
/Documentation/driver-api/
Di2c.rst7 some vendors use another name (such as "Two-Wire Interface", TWI) for
8 the same bus. I2C only needs two signals (SCL for clock, SDA for data),
18 structured around two kinds of driver, and two kinds of device. An I2C
Dedac.rst44 controller. Typically, it contains two channels. Two channels at the
49 is calculated using two DIMMs instead of one. Due to that, it is capable
62 The data size accessed by the memory controller is interlaced into two
78 commonly drive two chip-select pins to a memory stick. A single-ranked
85 A double-ranked stick has two chip-select rows which access different
86 sets of memory devices. The two rows cannot be accessed concurrently.
92 A double-sided stick has two chip-select rows which access different sets
93 of memory devices. The two rows cannot be accessed concurrently.
101 set has two chip-select rows and if double-sided sticks are used these
/Documentation/devicetree/bindings/soc/fsl/cpm_qe/qe/
Dusb.txt5 - reg : the first two cells should contain usb registers location and
6 length, the next two two cells should contain PRAM location and
/Documentation/gpu/
Dkomeda-kms.rst66 introduces Layer Split, which splits the whole image to two half parts and feeds
67 them to two Layers A and B, and does the scaling independently. After scaling
68 the result need to be fed to merger to merge two part images together, and then
74 compiz result to two parts and then feed them to two scalers.
80 adjusted to fit different usages. And D71 has two pipelines, which support two
84 Two pipelines work independently and separately to drive two display outputs.
87 Two pipelines work together to drive only one display output.
306 capabilities, and a specific component includes two parts:
328 achieve this, split the komeda device into two layers: CORE and CHIP.
384 Layer_Split is quite complicated feature, which splits a big image into two
[all …]
/Documentation/maintainer/
Dmessy-diffstat.rst25 If one wants to see what has changed between two points, a command like
30 Here, there are two clear points in the history; Git will essentially
43 the mainline branch (let's call it "linus") and cN, there are still two
55 two were then subsequently merged into c2. Now a pull request generated
59 What is happening here is that there are no longer two clear end points for
61 started in two different places; to generate the diffstat, ``git diff``
/Documentation/devicetree/bindings/leds/backlight/
Dti,lm3509.yaml13 The LM3509 current mode boost converter offers two separate outputs.
49 The control register that is used to program the two current sinks.
50 The LM3509 has two registers (BMAIN and BSUB) and are represented
51 as 0 or 1 in this property. The two current sinks can be controlled
Dlm3630a-backlight.yaml16 controls the current in up to two strings of 10 LEDs per string.
51 The control bank that is used to program the two current sinks. The
52 LM3630A has two control banks (A and B) and are represented as 0 or 1
53 in this property. The two current sinks can be controlled
/Documentation/core-api/
Dunion_find.rst22 is used to check if two elements are in the same set.
24 Union: Merge two sets into one.
84 This operation is mainly used to determine whether two nodes belong to the same
98 Union Two Sets in union-find
101 To union two sets in the union-find, you first find their respective root nodes
/Documentation/input/devices/
Delantech.rst27 5.2.3 Two finger touch
32 6.2.2 Two finger touch
53 per packet, and provides additional features such as position of two fingers,
55 for 2 fingers the concatenation of two 6 bytes packets) and allows tracking
282 firmware 1.x seem to map one, two and three finger taps
331 tw = 1 when two finger touch
482 Two finger touch
485 Note that the two pairs of coordinates are not exactly the coordinates of the
486 two fingers, but only the pair of the lower-left and upper-right coordinates.
488 defined by these two points.
[all …]
Dalps.rst66 PSMOUSE_CMD_GETINFO (E9). The first two bytes of the response contains the
75 alps_identify function. For example, there seem to be two hardware init
157 ALPS protocol version 3 has three different packet formats. The first two are
187 usually only appears when there are two or more contacts (although
216 The last two bytes represent a partial bitmap packet, with 3 full packets
309 byte 0: TWO & MULTI L 1 R M 1 Y0-2 Y0-1 Y0-0
314 byte 4: TWO X1-10 TWO X1-9 X1-8 X1-7 X1-6 X1-5 X1-4
315 byte 4: MULTI X1-10 TWO X1-9 X1-8 X1-7 X1-6 Y1-5 1
316 byte 4: NEW X1-10 TWO X1-9 X1-8 X1-7 X1-6 0 0
317 byte 5: TWO & NEW Y1-10 0 Y1-9 Y1-8 Y1-7 Y1-6 Y1-5 Y1-4
[all …]
/Documentation/devicetree/bindings/memory-controllers/fsl/
Dfsl,ifc.yaml29 Should be either two or three. The first cell is the chipselect
35 Either one or two, depending on how large each chipselect can be.
44 IFC may have one or two interrupts. If two interrupt specifiers are
/Documentation/arch/arm64/
Dpointer-authentication.rst36 The extension provides five separate keys to generate PACs - two for
37 instruction addresses (APIAKey, APIBKey), two for data addresses
78 bits can vary between the two. Note that the masks apply to TTBR0
93 requesting these two separate cpu features to be enabled. The current KVM
97 if support is added in the future to allow these two features to be
115 PAC keys are enabled in a particular task. It takes two arguments, the
/Documentation/admin-guide/device-mapper/
Dunstriped.rst85 Intel NVMe drives contain two cores on the physical device.
88 in a 256k stripe across the two cores::
97 neighbor environments. When two partitions are created on the
100 are striped across the two cores. When we unstripe this hardware RAID 0
101 and make partitions on each new exposed device the two partitions are now
121 There will now be two devices that expose Intel NVMe core 0 and 1
/Documentation/driver-api/iio/
Dcore.rst25 There are two ways for a user space application to interact with an IIO driver.
33 :doc:`SPI <../spi>` driver and will create two routines, probe and remove.
75 * a light sensor with two channels indicating the measurements in the visible
103 When there are multiple data channels per channel type we have two ways to
110 sensor can have two channels, one for infrared light and one for both
140 This channel's definition will generate two separate sysfs files for raw data
171 This will generate two separate attributes files for raw data retrieval:
/Documentation/userspace-api/media/v4l/
Dselections-common.rst10 similar, there's one fundamental difference between the two. On
16 on the two APIs.
/Documentation/devicetree/bindings/gpio/
Dgpio-clps711x.txt6 There should be two registers, first is DATA register, the second
9 - #gpio-cells: Should be two. The first cell is the pin number and

12345678910>>...73