Home
last modified time | relevance | path

Searched full:venc (Results 1 – 16 of 16) sorted by relevance

/Documentation/devicetree/bindings/media/
Dst,stm32mp25-video-codec.yaml7 title: STMicroelectronics STM32MP25 VDEC video decoder & VENC video encoder
15 and a VENC video hardware encoder peripheral based on Verisilicon
22 - st,stm32mp25-venc
/Documentation/devicetree/bindings/soc/mediatek/
Dscpsys.txt37 Required clocks for MT2712: "mm", "mfg", "venc", "jpgdec", "audio", "vdec"
45 Required clocks for MT8173: "mm", "mfg", "venc", "venc_lt"
49 - venc-supply: Power supply for the venc power domain
70 clock-names = "mfg", "mm", "venc", "venc_lt";
/Documentation/devicetree/bindings/display/ti/
Dti,omap4-dss.txt21 - DSS Submodules: RFBI, VENC, DSI, HDMI
59 VENC
63 - compatible: "ti,omap4-venc"
71 - Video port for VENC output
73 VENC Endpoint required properties:
Dti,omap2-dss.txt45 VENC
49 - compatible: "ti,omap2-venc"
54 VENC Endpoint required properties:
Dti,omap3-dss.txt56 VENC
60 - compatible: "ti,omap3-venc"
67 VENC Endpoint required properties:
/Documentation/devicetree/bindings/power/
Damlogic,meson-ee-pwrc.yaml79 - const: venc
95 - const: venc
120 - const: venc
139 - const: venc
179 reset-names = "viu", "venc", "vcbus", "bt656",
Dmediatek,power-controller.yaml105 domain, and should not have a '-' in their name (i.e mm, mfg, venc).
166 clock-names = "mm", "venc";
/Documentation/devicetree/bindings/display/
Damlogic,meson-dw-hdmi.yaml36 Pixel data arrives in "4:4:4" format from the VENC block and the VPU HDMI mux
40 The VENC uses a DVI encoder on top of the ENCI or ENCP encoders to generate
93 A port node pointing to the VENC Input port node.
140 /* VPU VENC Input */
Damlogic,meson-vpu.yaml46 VENC: Video Encoders
49 The VENC is composed of the multiple pixel encoders
53 The VENC Unit gets a Pixel Clocks (VCLK) from a dedicated HDMI PLL and clock
Damlogic,meson-g12a-dw-mipi-dsi.yaml100 /* VPU VENC Input */
/Documentation/devicetree/bindings/display/tegra/
Dnvidia,tegra20-isp.yaml51 - description: phandle to the VENC or core power domain
Dnvidia,tegra20-vi.yaml62 - description: phandle to the VENC power domain
/Documentation/devicetree/bindings/soc/amlogic/
Damlogic,meson-gx-hhi-sysctrl.yaml132 reset-names = "viu", "venc", "vcbus", "bt656", "dvin",
184 reset-names = "viu", "venc", "vcbus", "vencl", "vid_lock";
/Documentation/devicetree/bindings/interconnect/
Dmediatek,mt8183-emi.yaml29 | change DRAM freq |--- |VENC|
/Documentation/devicetree/bindings/i2c/
Dnvidia,tegra20-i2c.yaml177 - description: phandle to the VENC power domain
/Documentation/devicetree/bindings/soc/tegra/
Dnvidia,tegra20-pmc.yaml215 venc Video Encode Engine All