Home
last modified time | relevance | path

Searched full:acc (Results 1 – 25 of 28) sorted by relevance

12

/Documentation/devicetree/bindings/power/
Dqcom,kpss-acc-v2.yaml4 $id: http://devicetree.org/schemas/power/qcom,kpss-acc-v2.yaml#
7 title: Krait Processor Sub-system (KPSS) Application Clock Controller (ACC) v2
13 The KPSS ACC provides clock, power manager, and reset control to a Krait CPU.
14 There is one ACC register region per CPU within the KPSS remapped region as
15 well as an alias register region that remaps accesses to the ACC associated
16 with the CPU accessing the region. ACC v2 is currently used as a
21 const: qcom,kpss-acc-v2
38 compatible = "qcom,kpss-acc-v2";
/Documentation/devicetree/bindings/clock/
Dqcom,kpss-acc-v1.yaml4 $id: http://devicetree.org/schemas/clock/qcom,kpss-acc-v1.yaml#
7 title: Krait Processor Sub-system (KPSS) Application Clock Controller (ACC) v1
13 The KPSS ACC provides clock, power domain, and reset control to a Krait CPU.
14 There is one ACC register region per CPU within the KPSS remapped region as
15 well as an alias register region that remaps accesses to the ACC associated
16 with the CPU accessing the region. ACC v1 is currently used as a
21 const: qcom,kpss-acc-v1
64 compatible = "qcom,kpss-acc-v1";
Dalphascale,acc.txt3 The ACC (Alphascale Clock Controller) is responsible for choosing proper
6 Required properties for the ACC node:
8 - reg: must contain the ACC register base and size
103 clocks = <&acc CLKID_SYS_UART4>, <&acc CLKID_AHB_UART4>;
111 clocks = <&acc CLKID_AHB_TIMER0>;
/Documentation/devicetree/bindings/memory-controllers/
Dmvebu-devbus.txt52 - devbus,acc-first-ps: Defines the time delay from the negation of
57 - devbus,acc-next-ps: Defines the time delay between the cycle that
65 This parameter has no affect on <acc-first-ps> parameter
67 to a value smaller than <acc-first-ps>.
143 devbus,acc-first-ps = <124000>;
144 devbus,acc-next-ps = <248000>;
/Documentation/devicetree/bindings/watchdog/
Dalphascale,asm9260-wdt.yaml65 clocks = <&acc CLKID_SYS_WDT>, <&acc CLKID_AHB_WDT>;
/Documentation/devicetree/bindings/power/avs/
Dqcom,cpr.yaml53 acc-syscon:
55 description: A phandle to the syscon used for writing ACC settings.
133 acc-syscon = <&tcsr>;
/Documentation/devicetree/bindings/arm/
Dcpus.yaml243 - qcom,kpss-acc-v1
244 - qcom,kpss-acc-v2
329 value of "qcom,kpss-acc-v1" or "qcom,kpss-acc-v2"
333 qcom,acc:
336 Specifies the ACC* node associated with this CPU.
339 value of "qcom,kpss-acc-v1", "qcom,kpss-acc-v2", "qcom,msm8226-smp" or
342 * arm/msm/qcom,kpss-acc.txt
/Documentation/arch/arm/keystone/
Dknav-qmss.rst57 file system. The driver doesn't acc queues to the supported queue range if
59 request to an acc queue and PDSP is not running. So make sure to copy firmware
/Documentation/devicetree/bindings/soc/ti/
Dkeystone-navigator-qmss.txt189 acc-0 {
196 acc-1 {
202 acc-2 {
208 acc-3 {
/Documentation/devicetree/bindings/rtc/
Dalphascale,asm9260-rtc.yaml47 clocks = <&acc CLKID_AHB_RTC>;
/Documentation/devicetree/bindings/soc/mobileye/
Dmobileye,eyeq5-olb.yaml25 - mobileye,eyeq6h-acc-olb
276 - mobileye,eyeq6h-acc-olb
367 compatible = "mobileye,eyeq6h-acc-olb", "syscon";
/Documentation/devicetree/bindings/soc/qcom/
Dqcom,saw2.yaml70 /* Example 1: SoC using SAW2 and kpss-acc-v2 CPUIdle */
78 enable-method = "qcom,kpss-acc-v2";
/Documentation/devicetree/bindings/sound/
Dmt6359.yaml36 - 1 # ACC - analog mic with alternating coupling
/Documentation/translations/zh_TW/admin-guide/mm/damon/
Dusage.rst439 min-size max-size min-acc max-acc min-age max-age
442 數( `min-acc` 和 `max-acc` ),區域年齡的聚合區間數( `min-age` 和 `max-age` )都被指定。
Dstart.rst122 $ echo "#min-size max-size min-acc max-acc min-age max-age action" > test_scheme
/Documentation/translations/zh_CN/admin-guide/mm/damon/
Dusage.rst439 min-size max-size min-acc max-acc min-age max-age
442 数( `min-acc` 和 `max-acc` ),区域年龄的聚合区间数( `min-age` 和 `max-age` )都被指定。
Dstart.rst122 $ echo "#min-size max-size min-acc max-acc min-age max-age action" > test_scheme
/Documentation/devicetree/bindings/iio/imu/
Dst,lsm6dsx.yaml7 title: STM 6-axis (acc + gyro) IMU Mems sensors
/Documentation/filesystems/caching/
Dfscache.rst262 VOLUME REF nCOOK ACC FL CACHE KEY
274 ACC Number of accesses pinning the cache
291 COOKIE VOLUME REF ACT ACC S FL DEF
311 ACC Number of access pins in the cookie
/Documentation/devicetree/bindings/input/
Ddlg,da7280.txt69 - dlg,acc-enable: Enable for active acceleration.
/Documentation/admin-guide/laptops/
Dsonypi.rst154 https://www.acc.umu.se/~erikw/program/smartdimmer-0.1.tar.bz2
/Documentation/admin-guide/media/
Dipu3.rst556 ACC
579 called accelerator cluster (ACC) to crunch pixel data and produce statistics.
581 ACC parameters of individual algorithms, as defined by
/Documentation/admin-guide/mm/damon/
Dusage.rst742 min-size max-size min-acc max-acc min-age max-age
746 (``min-acc`` and ``max-acc``), number of aggregate intervals for the age of
/Documentation/crypto/
Dasymmetric-keys.rst68 1A00 2040 7601 7889 DE11 882C 3823 04AD 5ACC 2142
/Documentation/scsi/
Dscsi_fc_transport.rst297 | Initializing: | FDISC ACC | Active |

12