Searched full:asserted (Results 1 – 25 of 94) sorted by relevance
1234
| /Documentation/devicetree/bindings/bus/ |
| D | nvidia,tegra20-gmi.txt | 46 If omitted it will be asserted with data.
56 - nvidia,snor-muxed-width: Number of cycles MUX address/data asserted on the
58 - nvidia,snor-hold-width: Number of cycles CE stays asserted after the
61 - nvidia,snor-adv-width: Number of cycles during which ADV stays asserted.
63 - nvidia,snor-ce-width: Number of cycles before CE is asserted.
65 - nvidia,snor-we-width: Number of cycles during which WE stays asserted.
67 - nvidia,snor-oe-width: Number of cycles during which OE stays asserted.
69 - nvidia,snor-wait-width: Number of cycles before READY is asserted.
|
| D | qcom,ebi2.yaml | 117 is de-asserted, in order to avoid contention on the data bus.
128 data out is driven from the time WE is asserted until CS is
129 asserted. With a hold of 1 (value = 0), the CS stays active
177 respect to the cycle where ADV (address valid) is asserted.
|
| /Documentation/ABI/testing/ |
| D | sysfs-driver-ge-achc | 14 1 means the reset line is asserted, 0 means it's not
15 asserted. The file is read and writable.
|
| /Documentation/devicetree/bindings/pci/ |
| D | layerscape-pcie-gen4.txt | 15 "intr": The interrupt that is asserted for controller interrupts
16 "aer": Asserted for aer interrupt when chip support the aer interrupt with
18 "pme": Asserted for pme interrupt when chip support the pme interrupt with
|
| D | xlnx,nwl-pcie.yaml | 34 - description: interrupt asserted when miscellaneous interrupt is received
36 - description: interrupt asserted when a legacy interrupt is received
37 - description: msi1 interrupt asserted when an MSI is received
38 - description: msi0 interrupt asserted when an MSI is received
|
| D | xlnx,xdma-host.yaml | 38 - description: interrupt asserted when miscellaneous interrupt is received.
39 - description: msi0 interrupt asserted when an MSI is received.
40 - description: msi1 interrupt asserted when an MSI is received.
|
| /Documentation/devicetree/bindings/iio/adc/ |
| D | adi,ad7780.yaml | 46 specified, it will be asserted during driver probe. As the
53 the ad778x chips. If specified, it will be asserted during
61 for the ad778x chips. If specified, it will be asserted
|
| /Documentation/devicetree/bindings/reset/ |
| D | st,stih407-picophyreset.yaml | 17 The actual action taken when softreset is asserted is hardware dependent.
18 However, when asserted it may not be possible to access the hardware's
|
| D | st,stih407-powerdown.yaml | 19 The actual action taken when powerdown is asserted is hardware dependent.
20 However, when asserted it may not be possible to access the hardware's
|
| D | st,sti-softreset.txt | 9 The actual action taken when softreset is asserted is hardware dependent.
10 However, when asserted it may not be possible to access the hardware's
|
| D | img,pistachio-reset.txt | 8 The actual action taken when soft reset is asserted is hardware dependent.
9 However, when asserted it may not be possible to access the hardware's
|
| D | ti,tps380x-reset.yaml | 16 reset input (MR). The RESET output remains asserted for the factory
|
| /Documentation/devicetree/bindings/mmc/ |
| D | mmc-pwrseq-simple.yaml | 26 contains a list of GPIO specifiers. The reset GPIOs are asserted
28 They will be de-asserted right after the power has been provided to the
|
| D | mmc-pwrseq-emmc.yaml | 30 contains a GPIO specifier. The reset GPIO is asserted
|
| /Documentation/hwmon/ |
| D | adm9240.rst | 90 Temperature alarm is asserted once the temperature exceeds the high limit,
114 - low speed alarm will be asserted if fan speed is
127 - alarm will be asserted
161 An alarm is asserted for any voltage going below or above the set limits.
172 An alarm is asserted when the CI pin goes active high. The ADM9240
|
| D | lm93.rst | 103 signals. I.e. when #P1_PROCHOT is asserted, the LM93 will automatically
124 which 1 indicates #VRD_HOT is asserted and 0 indicates it is negated. These
254 If the #PROCHOT or #VRDHOT signals are asserted while bound to a PWM output
298 vrdhot<n> 0 means negated, 1 means asserted
303 pwm_auto_prochot_ramp ramp time per step when #PROCHOT asserted
304 pwm_auto_vrdhot_ramp ramp time per step when #VRDHOT asserted
|
| /Documentation/devicetree/bindings/input/ |
| D | gpio-keys.yaml | 87 Specifies whether the key should wake the system when asserted, when
93 EV_ACT_ANY - both asserted and deasserted
94 EV_ACT_ASSERTED - asserted
|
| /Documentation/devicetree/bindings/spi/ |
| D | spi-peripheral-props.yaml | 50 asserted.
55 de-asserted.
60 de-asserted.
|
| D | cdns,qspi-nor-peripheral-props.yaml | 25 outputs are de-asserted between transactions.
|
| /Documentation/driver-api/ |
| D | reset.rst | 88 That is, an assert causes the reset line to be asserted immediately, and a
100 will actually cause the reset line to be asserted.
103 The API only guarantees that the reset line can not be asserted as long as any
130 reset line is asserted.
|
| /Documentation/devicetree/bindings/memory-controllers/ |
| D | mvebu-devbus.txt | 64 DEV_OEn and DEV_CSn are asserted at the same cycle.
73 DEV_OEn and DEV_CSn are de-asserted at the same cycle
76 DEV_OEn is always de-asserted the next cycle after
|
| /Documentation/devicetree/bindings/gnss/ |
| D | gnss-common.yaml | 28 asserted. If this line is active low, the GPIO phandle should
|
| /Documentation/devicetree/bindings/net/ |
| D | maxlinear,gpy2xx.yaml | 20 interrupt line asserted for a random amount of time even after the
|
| /Documentation/firmware-guide/acpi/ |
| D | lpit.rst | 31 residency, or system time spent with the SLP_S0# signal asserted.
|
| /Documentation/devicetree/bindings/rtc/ |
| D | microchip,mfps-rtc.yaml | 30 RTC_MATCH, asserted when the content of the Alarm register is equal
|
1234