Searched full:clocking (Results 1 – 25 of 57) sorted by relevance
123
| /Documentation/devicetree/bindings/clock/ |
| D | xlnx,clocking-wizard.yaml | 4 $id: http://devicetree.org/schemas/clock/xlnx,clocking-wizard.yaml#
7 title: Xilinx clocking wizard
13 The clocking wizard is a soft ip clocking block of Xilinx versal. It
20 - xlnx,clocking-wizard
21 - xlnx,clocking-wizard-v5.2
22 - xlnx,clocking-wizard-v6.0
70 compatible = "xlnx,clocking-wizard";
|
| D | mediatek,mt8186-fhctl.yaml | 7 title: MediaTek frequency hopping and spread spectrum clocking control
15 Spread spectrum clocking (SSC) is another function provided by this hardware.
35 description: The percentage of spread spectrum clocking for one PLL.
|
| D | microchip,mpfs-ccc.yaml | 15 the FPGA. For more information see "PolarFire SoC FPGA Clocking Resources" at:
|
| /Documentation/sound/soc/ |
| D | clocking.rst | 2 Audio Clocking
5 This text describes the audio clocking terms in ASoC and digital audio in
6 general. Note: Audio clocking can be complex!
|
| D | index.rst | 17 clocking
|
| /Documentation/devicetree/bindings/clock/ti/ |
| D | dpll.txt | 43 "ssc-deltam" - DPLL supports spread spectrum clocking (SSC), contains
45 "ssc-modfreq" - DPLL supports spread spectrum clocking (SSC), contains
59 - ti,ssc-deltam : DPLL supports spread spectrum clocking, frequency
61 - ti,ssc-modfreq-hz : DPLL supports spread spectrum clocking, spread
63 - ti,ssc-downspread : DPLL supports spread spectrum clocking, boolean
|
| /Documentation/devicetree/bindings/serial/ |
| D | arm,mps2-uart.txt | 8 Required clocking property:
|
| /Documentation/devicetree/bindings/misc/ |
| D | lwn-bk4.txt | 17 - spi-max-frequency : Maximum SPI clocking speed of device in Hz, should be
|
| /Documentation/devicetree/bindings/i2c/ |
| D | i2c-mpc.yaml | 38 fsl,preserve-clocking:
86 fsl,preserve-clocking;
|
| /Documentation/devicetree/bindings/timer/ |
| D | arm,mps2-timer.txt | 10 Required clocking property, have to be one of:
|
| /Documentation/devicetree/bindings/watchdog/ |
| D | nuvoton,npcm-wdt.txt | 15 Required clocking property, have to be one of:
|
| /Documentation/devicetree/bindings/net/ |
| D | intel,ixp4xx-hss.yaml | 105 use internal clocking as opposed to external clocking
|
| /Documentation/devicetree/bindings/hwmon/ |
| D | cirrus,lochnagar.yaml | 17 Audio system topology, clocking and power can all be controlled through
|
| /Documentation/devicetree/bindings/sound/ |
| D | ti,j721e-cpb-audio.yaml | 23 Clocking setup for j721e:
32 Clocking setup for j7200:
|
| D | cirrus,lochnagar.yaml | 17 Audio system topology, clocking and power can all be controlled through
|
| D | ti,j721e-cpb-ivi-audio.yaml | 30 Clocking setup for 48KHz family:
37 Clocking setup for 44.1KHz family:
|
| /Documentation/admin-guide/pm/ |
| D | cpufreq_drivers.rst | 94 Processor Clocking Control Driver
113 Processor Clocking Control (PCC) is an interface between the platform
129 https://acpica.org/sites/acpica/files/Processor-Clocking-Control-v1p0.pdf
184 * assumes responsibility for managing the hardware clocking controls in order
|
| /Documentation/devicetree/bindings/net/wireless/ |
| D | ti,wl1251.txt | 9 - spi-max-frequency : Maximum SPI clocking speed of device in Hz
|
| /Documentation/devicetree/bindings/spi/ |
| D | nvidia,tegra20-sflash.yaml | 46 description: Maximum SPI clocking speed of the controller in Hz.
|
| D | nvidia,tegra20-slink.yaml | 55 description: Maximum SPI clocking speed of the controller in Hz.
|
| D | ti,qspi.yaml | 64 description: Maximum SPI clocking speed of the controller in Hz.
|
| D | nvidia,tegra114-spi.yaml | 56 description: Maximum SPI clocking speed of the controller in Hz.
|
| /Documentation/peci/ |
| D | peci.rst | 27 PECI Wire interface uses a single wire for self-clocking and data
|
| /Documentation/devicetree/bindings/soc/imx/ |
| D | fsl,imx93-media-blk-ctrl.yaml | 15 clocking, reset, and miscellaneous top-level controls for peripherals
|
| /Documentation/driver-api/ |
| D | slimbus.rst | 36 Framer device is responsible for clocking the bus, and transmitting frame-sync
49 responsible to select the active-framer for clocking the bus.
|
123