Home
last modified time | relevance | path

Searched full:comes (Results 1 – 25 of 212) sorted by relevance

123456789

/Documentation/admin-guide/perf/
Dhisi-pmu.rst75 3. Datasrc allows the user to check where the data comes from. It is 5 bits.
78 - 5'b00001: comes from L3C in this die;
79 - 5'b01000: comes from L3C in the cross-die;
80 - 5'b01001: comes from L3C which is in another socket;
81 - 5'b01110: comes from the local DDR;
82 - 5'b01111: comes from the cross-die DDR;
83 - 5'b10000: comes from cross-socket DDR;
/Documentation/devicetree/bindings/interrupt-controller/
Dmarvell,sei.txt9 This interrupt controller can handle up to 64 SEIs, a set comes from the
10 AP and is wired while a second set comes from the CPs by the mean of
Driscv,cpu-intc.yaml19 cores. The timer interrupt comes from an architecturally mandated real-
/Documentation/userspace-api/media/v4l/
Dpixfmt-sdr-cs08.rst17 and Q are represented as a 8 bit signed number. I value comes first and
Dpixfmt-sdr-cu08.rst17 and Q are represented as a 8 bit unsigned number. I value comes first
Dpixfmt-sdr-cu16le.rst19 comes first and Q value after that.
Dpixfmt-sdr-cs14le.rst18 comes first and Q value after that. 14 bit value is stored in 16 bit
/Documentation/admin-guide/aoe/
Dstatus.sh22 # maybe ls comes up empty, so we use "end"
/Documentation/devicetree/bindings/arm/freescale/
Dfsl,vf610-mscm-ir.txt8 which comes with a Cortex-A5/Cortex-M4 combination).
/Documentation/devicetree/bindings/gnss/
Dmediatek.yaml34 description: Comes with pin names such as PPS1 or 1PPS.
/Documentation/devicetree/bindings/phy/
Dphy-mvebu.txt26 Armada 375 comes with an USB2 host and device controller and an USB3
/Documentation/ABI/testing/
Dsysfs-firmware-efi28 versions are always printed first, i.e. ACPI20 comes
Dsysfs-bus-platform28 value comes from an ACPI _PXM method or a similar firmware
/Documentation/devicetree/bindings/soc/renesas/
Drenesas,rzv2m-pwc.yaml10 The PWC IP found in the RZ/V2M family of chips comes with the below
/Documentation/devicetree/bindings/display/
Dallwinner,sun4i-a10-tcon.yaml369 * This comes from the clock/sun4i-a10-ccu.h and
439 * This comes from the clock/sun6i-a31-ccu.h and
515 * This comes from the clock/sun9i-a80-ccu.h and
566 * This comes from the clock/sun8i-a83t-ccu.h and
623 * This comes from the clock/sun8i-r40-ccu.h and
Dallwinner,sun4i-a10-display-backend.yaml162 * This comes from the clock/sun4i-a10-ccu.h and
225 * This comes from the clock/sun8i-a23-a33-ccu.h and
Dallwinner,sun8i-a83t-dw-hdmi.yaml153 * This comes from the clock/sun8i-a83t-ccu.h and
205 * This comes from the clock/sun50i-h6-ccu.h and
/Documentation/i2c/busses/
Di2c-taos-evm.rst45 described in a PDF document on the CD which comes with the evaluation
/Documentation/hwmon/
Dasus_rog_ryujin.rst21 report zeroes. The controller is a separate hardware unit that comes bundled
/Documentation/security/tpm/
Dtpm_tis.rst18 tpm_tis comes from the TPM Interface Specification, which is the hardware
/Documentation/devicetree/bindings/arm/
Dgemini.yaml20 Many of the IP blocks used in the SoC comes from Faraday Technology.
/Documentation/networking/devlink/
Ddevlink-eswitch-attr.rst20 In addition, the devlink E-Switch also comes with other attributes listed
/Documentation/admin-guide/media/
Dcafe_ccic.rst37 buffers until the time comes to transfer data. If this option is set,
/Documentation/arch/xtensa/
Datomctl.rst15 The Core comes up with a default value of for the three types of cache ops::
/Documentation/block/
Dbiovecs.rst59 pattern comes up in a lot of places; a lot of drivers were essentially open
83 * Submitting partially completed bios is now perfectly fine - this comes up

123456789