Searched full:configured (Results 1 – 25 of 830) sorted by relevance
12345678910>>...34
| /Documentation/devicetree/bindings/sound/ |
| D | ti,tlv320adcx140.yaml | 93 1 - GPIX is configured as a general-purpose input (GPI) 94 2 - GPIX is configured as a master clock input (MCLK) 95 3 - GPIX is configured as an ASI input for daisy-chain (SDIN) 96 4 - GPIX is configured as a PDM data input for channel 1 and channel 98 5 - GPIX is configured as a PDM data input for channel 3 and channel 100 6 - GPIX is configured as a PDM data input for channel 5 and channel 102 7 - GPIX is configured as a PDM data input for channel 7 and channel 121 1 - GPIO1 is configured as a general-purpose output (GPO) 122 2 - (default) GPIO1 is configured as a device interrupt output (IRQ) 123 3 - GPIO1 is configured as a secondary ASI output (SDOUT2) [all …]
|
| D | cs42l52.txt | 21 - cirrus,mica-differential-cfg : boolean, If present, then the MICA input is configured 22 as a differential input. If not present then the MICA input is configured as 25 - cirrus,micb-differential-cfg : boolean, If present, then the MICB input is configured 26 as a differential input. If not present then the MICB input is configured as
|
| D | ti,pcm512x.yaml | 38 absent the device will be configured to clock from BCLK. If pll-in and 39 pll-out are specified in addition to a clock, the device is configured to 47 device will be configured for clock input on the given pll-in pin. 54 device will be configured for PLL output on the given pll-out pin. An
|
| D | cirrus,cs35l41.yaml | 91 configured for Sync when shared boost is used. Shared boost is not 111 is configured as an output. If this property is not present the 112 pin will be configured as an input. 136 is configured as an output. If this property is not present the 137 pin will be configured as an input.
|
| /Documentation/ABI/testing/ |
| D | debugfs-scmi-raw | 7 in little-endian binary format to have it sent to the configured 10 entry if it arrived within the configured timeout. 22 in little-endian binary format to have it sent to the configured 25 entry if it arrived within the configured timeout. 27 from this same entry too if it arrived within the configured 74 in little-endian binary format to have it sent to the configured 78 entry if it arrived on channel <m> within the configured 88 exist only if the transport is configured to have more than 98 in little-endian binary format to have it sent to the configured 102 entry if it arrived on channel <m> within the configured [all …]
|
| D | sysfs-driver-qat | 24 Write to the file to change the configured services. 28 * sym;asym: the device is configured for running crypto 31 * dc: the device is configured for running compression services 34 * sym: the device is configured for running symmetric crypto 36 * asym: the device is configured for running asymmetric crypto 38 * asym;dc: the device is configured for running asymmetric 41 * sym;dc: the device is configured for running symmetric crypto 49 a device configured for running crypto services in order to 106 configured for. 117 * dc: the ring pair is configured for running compression services [all …]
|
| D | debugfs-scmi | 26 Description: A string representing the type of transport configured for this 34 Description: A boolean stating if the transport configured on the underlying 43 for the currently configured SCMI transport for instance <n>. 51 configured SCMI transport for instance <n>. 59 the currently configured SCMI transport for instance <n> on the 68 the currently configured SCMI transport for instance <n> on the
|
| D | sysfs-bus-dfl-devices-n3000-nios | 6 ethernet retimers configured by Nios firmware. "rs" for Reed 10 configured to 25G. 18 the retimer A configured by the Nios firmware. The value is 38 the retimer B configured by the Nios firmware. The value format
|
| D | sysfs-bus-most | 140 Indicates the configured packet bandwidth. 220 This is to read back the configured number of buffers of 229 This is to read back the configured buffer size of the channel. 237 This is to read back the configured direction of the channel. 249 This is to read back the configured data type of the channel. 263 This is to read back the configured subbuffer size of 272 This is to read back the configured number of packets per
|
| /Documentation/devicetree/bindings/pinctrl/ |
| D | renesas,rza1-ports.yaml | 50 generally speaking, each of them can be configured in GPIO ("port") mode 87 The hardware reference manual specifies when a pin has to be configured 98 When a pin has to be configured in alternate function mode, use 101 When multiple pins are required to be configured as part of the 146 * Pin #0 on port #3 is configured as alternate function #6. 147 * Pin #2 on port #3 is configured as alternate function #4. 156 * Pin #4 on port #1 is configured as alternate function #1. 157 * Pin #5 on port #1 is configured as alternate function #1. 172 * Pin #0 on port #4 is configured as alternate function #2 182 * Pin #1 on port #4 is configured as alternate function #1
|
| D | pinctrl-max77620.txt | 3 Device has 8 GPIO pins which can be configured as GPIO as well as the 80 get configured when system enters in 85 this value get configured into FPS 93 this value get configured into FPS
|
| /Documentation/devicetree/bindings/gpu/host1x/ |
| D | nvidia,tegra234-nvdec.yaml | 67 firmware secure carveout. This carveout is configured by the bootloader and 73 Offset to bootloader manifest from beginning of firmware that was configured by 79 Offset to bootloader code section from beginning of firmware that was configured by 85 Offset to bootloader data section from beginning of firmware that was configured by 91 Offset to operating system manifest from beginning of firmware that was configured by 97 Offset to operating system code section from beginning of firmware that was configured by 103 Offset to operating system data section from beginning of firmware that was configured
|
| /Documentation/devicetree/bindings/hwmon/ |
| D | ti,lm87.yaml | 32 are configured as voltage input pins in0 and in5. 37 When set, pin 5 is configured to be used as voltage input 43 When set, pin 6 is configured to be used as voltage input 48 Regulator supplying power, can be configured to measure
|
| /Documentation/devicetree/bindings/dma/xilinx/ |
| D | xilinx_dma.txt | 2 It can be configured to have one channel or two channels. If configured 7 target devices. It can be configured to have one channel or two channels. 8 If configured as two channels, one is to transmit to the device and another 15 target devices. It can be configured to have up to 16 independent transmit 45 - xlnx,num-fstores: Should be the number of framebuffers as configured in h/w. 49 register as configured in h/w. Takes values {8...26}. If the property 77 - xlnx,include-dre: Tells hardware is configured for Data
|
| /Documentation/devicetree/bindings/serial/ |
| D | xlnx,opb-uartlite.yaml | 38 The fixed baud rate that the device was configured for. 43 The fixed number of data bits that the device was configured for. 49 Whether parity checking was enabled when the device was configured. 55 Whether odd parity was configured.
|
| /Documentation/admin-guide/media/ |
| D | rkisp1.rst | 167 In the above example the sensor is configured to bayer format: 168 `SRGGB10_1X10/1640x1232`. The rkisp1_isp:0 pad should be configured to the 170 with 'EPIPE' error. So it is also configured to `SRGGB10_1X10/1640x1232`. 171 In addition, the rkisp1_isp:0 pad is configured to cropping `(0,0)/1600x1200`. 174 isp source pad `rkisp1_isp:2`. Another cropping operation is configured on 177 The resizer's sink pad `rkisp1_resizer_selfpath` should be configured to format 179 link. In addition a cropping `(300,400)/1400x1000` is configured on it. 181 The source pad of the resizer, `rkisp1_resizer_selfpath:1` is configured to 197 isp (`rkisp1_isp:2`). The quantization configured on this pad is the 201 ``V4L2_QUANTIZATION_DEFAULT`` even if the quantization is configured to full [all …]
|
| /Documentation/devicetree/bindings/iio/magnetometer/ |
| D | ti,tmag5273.yaml | 16 can be configured through the I2C interface to enable any combination of 50 The low active interrupt can be configured to be fixed width or latched. 51 Interrupt events can be configured to be generated from magnetic
|
| /Documentation/devicetree/bindings/input/ |
| D | nvidia,tegra20-kbc.txt | 3 can be configured as row or column. The maximum column pin can be 8 10 - nvidia,kbc-row-pins: The KBC pins which are configured as row. This is an 12 - nvidia,kbc-col-pins: The KBC pins which are configured as column. This is an
|
| /Documentation/devicetree/bindings/timer/ |
| D | ti,keystone-timer.txt | 4 architecture devices. The timer can be configured as a general-purpose 64-bit 5 timer, dual general-purpose 32-bit timers. When configured as dual 32-bit
|
| D | ti,da830-timer.yaml | 14 can be configured as a general-purpose 64-bit timer, dual general-purpose 15 32-bit timers. When configured as dual 32-bit timers, each half can operate
|
| /Documentation/devicetree/bindings/iio/adc/ |
| D | sigma-delta-modulator.yaml | 44 // Backend binding example. SD modulator configured as an IIO backend device 52 // Legacy binding example. SD modulator configured as an IIO channel provider
|
| /Documentation/devicetree/bindings/net/ |
| D | nxp,tja11xx.yaml | 57 clock to pin CLK_IN_OUT. So, the REF_CLK should be configured 59 If present, indicates that the REF_CLK will be configured as 61 If not present, the REF_CLK will be configured as interface
|
| /Documentation/devicetree/bindings/interrupt-controller/ |
| D | msi.txt | 16 Devices may be configured by software to write to arbitrary doorbells which 21 Devices may be configured to write an arbitrary payload chosen by software. 48 not encode doorbells or payloads as these can be configured dynamically. 58 generate, the doorbell and payload may be configured, though sideband
|
| /Documentation/hwmon/ |
| D | jc42.rst | 123 and critical temperature can be configured. There are alarms for high, low, 127 Per JC 42.4 specification, the hysteresis threshold can be configured to 0, 1.5, 128 3.0, and 6.0 degrees C. Configured hysteresis values will be rounded to those 133 If the BIOS has configured the sensor for automatic temperature management, it
|
| D | sht3x.rst | 61 with the configured update interval on the chip. When a temperature or humidity 62 reading exceeds the configured limits, the alert attribute is set to 1 and 87 configured limits. Alarm only works in periodic measure mode 89 configured limits. Alarm only works in periodic measure mode
|
12345678910>>...34