Searched full:dmac (Results 1 – 25 of 26) sorted by relevance
12
| /Documentation/devicetree/bindings/dma/ |
| D | renesas,usb-dmac.yaml | 4 $id: http://devicetree.org/schemas/dma/renesas,usb-dmac.yaml#
19 - renesas,r8a7742-usb-dmac # RZ/G1H
20 - renesas,r8a7743-usb-dmac # RZ/G1M
21 - renesas,r8a7744-usb-dmac # RZ/G1N
22 - renesas,r8a7745-usb-dmac # RZ/G1E
23 - renesas,r8a77470-usb-dmac # RZ/G1C
24 - renesas,r8a774a1-usb-dmac # RZ/G2M
25 - renesas,r8a774b1-usb-dmac # RZ/G2N
26 - renesas,r8a774c0-usb-dmac # RZ/G2E
27 - renesas,r8a774e1-usb-dmac # RZ/G2H
[all …]
|
| D | renesas,rcar-dmac.yaml | 4 $id: http://devicetree.org/schemas/dma/renesas,rcar-dmac.yaml#
20 - renesas,dmac-r8a7742 # RZ/G1H
21 - renesas,dmac-r8a7743 # RZ/G1M
22 - renesas,dmac-r8a7744 # RZ/G1N
23 - renesas,dmac-r8a7745 # RZ/G1E
24 - renesas,dmac-r8a77470 # RZ/G1C
25 - renesas,dmac-r8a774a1 # RZ/G2M
26 - renesas,dmac-r8a774b1 # RZ/G2N
27 - renesas,dmac-r8a774c0 # RZ/G2E
28 - renesas,dmac-r8a774e1 # RZ/G2H
[all …]
|
| D | renesas,rz-dmac.yaml | 4 $id: http://devicetree.org/schemas/dma/renesas,rz-dmac.yaml#
19 - renesas,r9a07g043-dmac # RZ/G2UL and RZ/Five
20 - renesas,r9a07g044-dmac # RZ/G2{L,LC}
21 - renesas,r9a07g054-dmac # RZ/V2L
22 - renesas,r9a08g045-dmac # RZ/G3S
23 - const: renesas,rz-dmac
66 The cell specifies the encoded MID/RID values of the DMAC port
111 dmac: dma-controller@11820000 {
112 compatible = "renesas,r9a07g044-dmac",
113 "renesas,rz-dmac";
|
| D | socionext,uniphier-mio-dmac.yaml | 4 $id: http://devicetree.org/schemas/dma/socionext,uniphier-mio-dmac.yaml#
21 const: socionext,uniphier-mio-dmac
55 dmac: dma-controller@5a000000 {
56 compatible = "socionext,uniphier-mio-dmac";
|
| D | adi,axi-dmac.txt | 1 Analog Devices AXI-DMAC DMA controller
4 - compatible: Must be "adi,axi-dmac-1.00.a".
36 DMA clients connected to the AXI-DMAC DMA controller must use the format
43 compatible = "adi,axi-dmac-1.00.a";
|
| D | snps,dw-axi-dmac.yaml | 4 $id: http://devicetree.org/schemas/dma/snps,dw-axi-dmac.yaml#
29 - description: Address range of the DMAC registers
30 - description: Address range of the DMAC APB registers
97 DMAC is used.
140 /* example with snps,dw-axi-dmac */
|
| D | lpc1850-dmamux.txt | 19 dmac: dma@40002000 {
41 dma-masters = <&dmac>;
|
| D | snps,dma-spear1340.yaml | 108 bits, which is impossible in accordance with DW DMAC IP-core data book.
|
| /Documentation/devicetree/bindings/mtd/ |
| D | flctl-nand.txt | 31 dmas = <&dmac 1 /* data_tx */
32 &dmac 2;> /* data_rx */
|
| /Documentation/devicetree/bindings/sound/ |
| D | renesas,rz-ssi.yaml | 61 The first cell represents a phandle to dmac.
126 dmas = <&dmac 0x2655>,
127 <&dmac 0x2656>;
|
| D | ingenic,aic.yaml | 88 dmas = <&dmac 25 0xffffffff>, <&dmac 24 0xffffffff>;
|
| D | rockchip,pdm.yaml | 108 dmas = <&dmac 16>;
|
| D | renesas,rsnd.yaml | 392 <0xec740000 0x200>; /* Audio DMAC peri peri*/
|
| /Documentation/bpf/ |
| D | prog_flow_dissector.rst | 45 | DMAC | SMAC | ETHER_TYPE | L3_HEADER |
63 | DMAC | SMAC | TPID | TCI |ETHER_TYPE | L3_HEADER |
82 | DMAC | SMAC | TPID | TCI |ETHER_TYPE | L3_HEADER |
|
| /Documentation/devicetree/bindings/soc/renesas/ |
| D | renesas,r9a09g011-sys.yaml | 15 - Bank address settings for DMAC
|
| D | renesas-soc.yaml | 45 …- pattern: "^renesas,(can|cpg|dmac|du|(g)?ether(avb)?|gpio|hscif|(r)?i[i2]c|imr|intc|ipmmu|irqc|jp…
|
| /Documentation/devicetree/bindings/reset/ |
| D | zynq-reset.txt | 28 96 : dmac reset
|
| /Documentation/devicetree/bindings/soc/socionext/ |
| D | socionext,uniphier-mioctrl.yaml | 15 SD/eMMC, and MIO-DMAC.
|
| /Documentation/devicetree/bindings/bus/ |
| D | baikal,bt1-apb.yaml | 14 Baikal-T1 CPU or DMAC MMIO requests are handled by the AMBA 3 AXI Interconnect
|
| /Documentation/devicetree/bindings/clock/ |
| D | renesas,cpg-mstp-clocks.yaml | 81 "dmac";
|
| /Documentation/devicetree/bindings/mmc/ |
| D | socionext,uniphier-sd.yaml | 111 dmas = <&dmac 4>;
|
| /Documentation/devicetree/bindings/net/ |
| D | renesas,ether.yaml | 44 - description: E-DMAC/feLic registers
|
| /Documentation/fb/ |
| D | sh7760fb.rst | 37 configure the SH DMAC for DMABRG mode (write 0x94808080 to the
|
| /Documentation/driver-api/mmc/ |
| D | mmc-async-req.rst | 89 /* flush pending desc to the DMAC (dmaengine.h) */
|
| /Documentation/networking/dsa/ |
| D | sja1105.rst | 128 Management traffic (having DMAC 01-80-C2-xx-xx-xx or 01-19-1B-xx-xx-xx) is the
|
12