Home
last modified time | relevance | path

Searched full:downstream (Results 1 – 25 of 50) sorted by relevance

12

/Documentation/devicetree/bindings/usb/
Daspeed,usb-vhub.yaml16 the Virtual Hub's downstream USB devices.
19 revisions. AST2400 and AST2500 Virtual Hub supports 5 downstream devices
20 and 15 generic endpoints, while AST2600 Virtual Hub supports 7 downstream
39 aspeed,vhub-downstream-ports:
40 description: Number of downstream ports supported by the Virtual Hub
107 - aspeed,vhub-downstream-ports
120 aspeed,vhub-downstream-ports = <5>;
Drealtek,rts5411.yaml46 1st downstream facing USB port
51 2nd downstream facing USB port
56 3rd downstream facing USB port
61 4th downstream facing USB port
Dti,hd3ss3220.yaml15 HD3SS3220 can be configured as a Downstream Facing Port (DFP), Upstream Facing Port (UFP) or a
Dfsl,imx8mp-dwc3.yaml55 Indicates if the device attached to a downstream port is
/Documentation/devicetree/bindings/i2c/
Di2c-atr.yaml14 ("upstream") port and N I2C master child ("downstream") ports, and
15 forwards transactions from upstream to the appropriate downstream port
Di2c-mux-ltc4306.txt24 - ltc,downstream-accelerators-enable: Enables the rise time accelerators
25 on the downstream port.
/Documentation/ABI/testing/
Dusb-charger-uevent14 USB_CHARGER_SDP_TYPE Standard Downstream Port
15 USB_CHARGER_CDP_TYPE Charging Downstream Port
Dsysfs-bus-usb-lvstest16 Set "U1 timeout" for the downstream port where Link Layer
24 Set "U2 timeout" for the downstream port where Link Layer
/Documentation/devicetree/bindings/power/supply/
Dgpio-charger.yaml27 - usb-sdp # USB standard downstream port
29 - usb-cdp # USB charging downstream port
/Documentation/devicetree/bindings/display/bridge/
Dfsl,imx8qxp-pxl2dpi.yaml37 A phandle which points to companion PXL2DPI which is used by downstream
50 description: The PXL2DPI output port node to downstream bridge.
Dfsl,imx8qxp-pixel-link.yaml54 description: The pixel link output port node to downstream bridge.
/Documentation/devicetree/bindings/pci/
Dpci.txt32 root port to downstream device and host bridge drivers can do programming
69 downstream of this port are external to the machine. The OS can, for
Dpci-armada8k.txt41 ranges = <0x81000000 0 0xf9000000 0 0xf9000000 0 0x10000 /* downstream I/O */
Daxis,artpec6-pcie.txt35 /* downstream I/O */
Dversatile.yaml67 <0x01000000 0 0x00000000 0x43000000 0 0x00010000>, /* downstream I/O */
Dnvidia,tegra194-pcie.yaml155 optimum number of FC (Flow Control) credits with downstream devices:
306 … ranges = <0x81000000 0x0 0x38100000 0x0 0x38100000 0x0 0x00100000>, /* downstream I/O */
372 … <0x01000000 0x0 0x36100000 0x00 0x36100000 0x0 0x00100000>; /* downstream I/O */
Dnvidia,tegra20-pcie.txt189 0x81000000 0 0 0x82000000 0 0x00010000 /* downstream I/O */
291 0x81000000 0 0 0x02000000 0 0x00010000 /* downstream I/O */
395 0x81000000 0 0x0 0x0 0x12000000 0 0x00010000 /* downstream I/O (64 KiB) */
491 0x81000000 0 0x0 0x0 0x12000000 0 0x00010000 /* downstream I/O (64 KiB) */
590 0x81000000 0 0x0 0x0 0x50000000 0 0x00010000 /* downstream I/O (64 KiB) */
/Documentation/admin-guide/perf/
Dhisi-pcie-pmu.rst9 all Endpoints downstream these Root Ports.
66 PMU could only monitor the performance of traffic downstream target Root
67 Ports or downstream target Endpoint. PCIe PMU driver support "port" and
/Documentation/i2c/
Di2c-address-translators.rst14 ("upstream") port and N I2C master child ("downstream") ports, and
15 forwards transactions from upstream to the appropriate downstream port
/Documentation/devicetree/bindings/phy/
Dphy-tegra194-p2u.yaml37 the root port and its immediate downstream device.
/Documentation/driver-api/driver-model/
Doverview.rst38 Downstream Access
71 downstream driver would break. On the other hand, if only the bus layer
/Documentation/devicetree/bindings/iommu/
Darm,smmu.yaml294 - description: bus clock required for downstream bus access and for
336 - description: bus clock required for downstream bus access and for
363 - description: bus clock required for downstream bus access
383 - description: bus clock required for downstream bus access and for
439 - description: bus clock required for downstream bus access and for
/Documentation/PCI/
Dpcieaer-howto.rst156 with downstream device drivers associated with a hierarchy in question
185 Endpoint <==> Downstream Port B <==> Upstream Port A <==> Root Port
188 Downstream Port B and Endpoint.
/Documentation/networking/device_drivers/atm/
Dcxacru.rst48 - Downstream stats.
/Documentation/devicetree/bindings/interrupt-controller/
Darm,gic-v3.yaml113 downstream interconnect.
206 downstream interconnect.

12