Searched +full:dw +full:- +full:mshc (Results 1 – 8 of 8) sorted by relevance
| /Documentation/devicetree/bindings/mmc/ |
| D | samsung,exynos-dw-mshc.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause 3 --- 4 $id: http://devicetree.org/schemas/mmc/samsung,exynos-dw-mshc.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 12 - Jaehoon Chung <jh80.chung@samsung.com> 13 - Krzysztof Kozlowski <krzk@kernel.org> 18 - enum: 19 - axis,artpec8-dw-mshc 20 - samsung,exynos4210-dw-mshc 21 - samsung,exynos4412-dw-mshc [all …]
|
| D | rockchip-dw-mshc.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/mmc/rockchip-dw-mshc.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 12 This file documents the combined properties for the core Synopsys dw mshc 13 controller that are not already included in the synopsys-dw-mshc-common.yaml 17 - $ref: synopsys-dw-mshc-common.yaml# 20 - Heiko Stuebner <heiko@sntech.de> 27 - const: rockchip,rk2928-dw-mshc 29 - const: rockchip,rk3288-dw-mshc [all …]
|
| D | k3-dw-mshc.txt | 4 Read synopsys-dw-mshc.txt for more details 8 differences between the core Synopsys dw mshc controller properties described 9 by synopsys-dw-mshc.txt and the properties used by the Hisilicon specific 15 - "hisilicon,hi3660-dw-mshc": for controllers with hi3660 specific extensions. 16 - "hisilicon,hi3670-dw-mshc", "hisilicon,hi3660-dw-mshc": for controllers 18 - "hisilicon,hi4511-dw-mshc": for controllers with hi4511 specific extensions. 19 - "hisilicon,hi6220-dw-mshc": for controllers with hi6220 specific extensions. 22 - hisilicon,peripheral-syscon: phandle of syscon used to control peripheral. 30 compatible = "hisilicon,hi4511-dw-mshc"; 33 #address-cells = <1>; [all …]
|
| D | bluefield-dw-mshc.txt | 4 Read synopsys-dw-mshc.txt for more details 8 differences between the core Synopsys dw mshc controller properties described 9 by synopsys-dw-mshc.txt and the properties used by the Mellanox Bluefield SoC 15 - "mellanox,bluefield-dw-mshc": for controllers with Mellanox Bluefield SoC 22 compatible = "mellanox,bluefield-dw-mshc"; 25 fifo-depth = <0x100>; 26 clock-frequency = <24000000>; 27 bus-width = <8>; 28 cap-mmc-highspeed;
|
| D | synopsys-dw-mshc.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/mmc/synopsys-dw-mshc.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Ulf Hansson <ulf.hansson@linaro.org> 16 - altr,socfpga-dw-mshc 17 - img,pistachio-dw-mshc 18 - snps,dw-mshc 33 clock-names: 35 - const: biu [all …]
|
| D | hisilicon,hi3798cv200-dw-mshc.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause 3 --- 4 $id: http://devicetree.org/schemas/mmc/hisilicon,hi3798cv200-dw-mshc.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Yang Xiwen <forbidden405@outlook.com> 15 - hisilicon,hi3798cv200-dw-mshc 16 - hisilicon,hi3798mv200-dw-mshc 26 - description: bus interface unit clock 27 - description: card interface unit clock 28 - description: card input sample phase clock [all …]
|
| D | starfive,jh7110-mmc.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause 3 --- 4 $id: http://devicetree.org/schemas/mmc/starfive,jh7110-mmc.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 14 - $ref: synopsys-dw-mshc-common.yaml# 17 - William Qiu <william.qiu@starfivetech.com> 21 const: starfive,jh7110-mmc 28 - description: biu clock 29 - description: ciu clock 31 clock-names: [all …]
|
| D | synopsys-dw-mshc-common.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/mmc/synopsys-dw-mshc-common.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - $ref: mmc-controller.yaml# 13 - Ulf Hansson <ulf.hansson@linaro.org> 20 reset-names: 23 clock-frequency: 29 fifo-depth: 36 card-detect-delay: [all …]
|