Searched +full:erratum +full:- +full:a008585 (Results 1 – 1 of 1) sorted by relevance
1 # SPDX-License-Identifier: GPL-2.03 ---5 $schema: http://devicetree.org/meta-schemas/core.yaml#10 - Marc Zyngier <marc.zyngier@arm.com>11 - Mark Rutland <mark.rutland@arm.com>13 ARM cores may have a per-core architected timer, which provides per-cpu timers,17 The per-core architected timer is attached to a GIC to deliver its18 per-processor interrupts via PPIs. The memory mapped timer is attached to a GIC24 - items:25 - const: arm,cortex-a15-timer[all …]