Home
last modified time | relevance | path

Searched full:fully (Results 1 – 25 of 313) sorted by relevance

12345678910>>...13

/Documentation/arch/arm/nwfpe/
Dnetwinder-fpe.rst28 These instructions are fully implemented.
40 These instructions are fully implemented. They store/load three words
58 FLT/FIX are fully implemented.
60 RFS/WFS are fully implemented.
62 RFC/WFC are fully implemented. RFC/WFC are supervisor only instructions, and
73 These are fully implemented.
87 These are fully implemented.
93 These are fully implemented as well. They use the same algorithm as the
103 This is fully implemented.
110 These are fully implemented.
[all …]
/Documentation/core-api/
Drefcount-vs-atomic.rst33 In the absence of any memory ordering guarantees (i.e. fully unordered)
86 * none (both fully unordered)
111 * none (both fully unordered)
122 * fully unordered --> RELEASE ordering
135 * fully ordered --> control dependency on success for stores
151 * fully ordered --> ACQUIRE ordering on success
164 * fully ordered --> RELEASE ordering + ACQUIRE ordering on success
177 * fully ordered --> RELEASE ordering + control dependency
192 * fully ordered --> RELEASE ordering + control dependency + hold
/Documentation/virt/hyperv/
Dcoco.rst40 * Fully-enlightened mode. In this mode, the guest operating system is
46 fully-enlightened case.
48 Conceptually, fully-enlightened mode and paravisor mode may be treated as
50 as a CoCo VM. Fully-enlightened mode is one end of the spectrum. A full
76 The hardware architectural approach to fully-enlightened vs. paravisor mode
79 * With AMD SEV-SNP processors, in fully-enlightened mode the guest OS runs in
88 * With Intel TDX processor, in fully-enlightened mode the guest OS runs in an
108 AMD SEV-SNP in fully-enlightened mode.
118 support. While these CPUID flags are visible in fully-enlightened CoCo VMs,
134 of the decrypted references that would be used in a fully-enlightened CoCo
[all …]
/Documentation/arch/arm/sa1100/
Dassabet.rst257 - I2C: Implemented, not fully tested.
258 - L3: Fully tested, pass.
262 - LCD: Fully tested. PM
266 - Video out: Not fully
270 - Playback: Fully tested, pass.
285 - LPE: Fully tested, pass.
288 - SIR: Fully tested, pass.
289 - FIR: Fully tested, pass.
/Documentation/
Datomic_bitops.txt59 - RMW operations that have a return value are fully ordered.
61 - RMW operations that are conditional are fully ordered.
Datomic_t.txt156 atomic variable) can be fully ordered and no intermediate state is lost or
169 - RMW operations that have a return value are fully ordered;
183 Fully ordered primitives are ordered against everything prior and everything
184 subsequent. Therefore a fully ordered primitive is like having an smp_mb()
205 NOTE: when the atomic RmW ops are fully ordered, they should also imply a
/Documentation/devicetree/bindings/iio/proximity/
Dvishay,vcnl3020.yaml13 The VCNL3020 is a fully integrated proximity sensor. Fully integrated means
/Documentation/devicetree/bindings/pinctrl/
Dsunplus,sp7021-pinctrl.yaml40 (2) fully pin-mux (like phone exchange mux) pins:
41 GPIO 8 to 71 are 'fully pin-mux' pins. Any pins of peripherals of
43 can be routed to any pins of fully pin-mux pins.
62 routed to any of 64 'fully pin-mux' pins.
68 Vendor property "sunplus,pins" is used to select "fully pin-mux" pins,
126 Bit 23~16: defines types: (1) fully pin-mux pins
/Documentation/ABI/testing/
Dsysfs-hypervisor-xen8 "HVM": fully virtualized guest (x86)
10 "PVH": fully virtualized guest without legacy emulation (x86)
Dsysfs-class-leds-gt683r16 Normal: LEDs are fully on when enabled
Dsysfs-class-power-wilco8 Fully charges battery at a standard rate.
/Documentation/hwmon/
Dmpq8785.rst17 The MPQ8785 is a fully integrated, PMBus-compatible, high-frequency, synchronous
32 Fully integrated protection features include over-current protection (OCP),
Dsch5636.rst33 This watchdog is fully supported by the sch5636 driver.
/Documentation/kbuild/
Dgendwarfksyms.rst86 instead of fully expanded strings.
124 - `target`: Specifies the target of the rule, typically the fully
158 - `target`: The fully qualified name of the target data structure
185 - `target`: The fully qualified name of the target enum
210 - `target`: The fully qualified name of the target enum
246 - `target`: The fully qualified name of the target data structure
282 - `target`: The fully qualified name of the target data structure
/Documentation/userspace-api/media/dvb/
Dexamples.rst13 with is fully documented.
Ddvb-fe-read-status.rst22 Most statistics require the demodulator to be fully locked
/Documentation/gpu/
Ddrm-usage-stats.rst34 1. Mandatory, fully standardised.
35 2. Optional, fully standardised.
45 Mandatory fully standardised keys
53 Optional fully standardised keys
/Documentation/arch/openrisc/
Dtodo.rst5 The OpenRISC Linux port is fully functional and has been tracking upstream
/Documentation/firmware-guide/acpi/
Dacpi-lid.rst46 trigger some system power saving operations on Windows. Since it is fully
77 and whether the "opened"/"closed" events are paired fully relies on the
90 are paired fully relies on the firmware implementation.
/Documentation/filesystems/smb/
Dcifsroot.rst26 recommended version of the protocol (SMB3) have not been fully
32 default will change once the SMB3 POSIX extensions are fully
/Documentation/devicetree/bindings/gpu/
Darm,mali-bifrost.yaml29 - const: arm,mali-bifrost # Mali Bifrost GPU model/revision is fully discoverable
34 - const: arm,mali-valhall-jm # Mali Valhall GPU model/revision is fully discoverable
39 - const: arm,mali-valhall-jm # Mali Valhall GPU model/revision is fully discoverable
/Documentation/devicetree/bindings/extcon/
Dfcs,fsa880.yaml14 The switch is fully controlled using I2C and enables USB data, stereo
/Documentation/devicetree/bindings/iio/filter/
Dadi,admv8818.yaml13 Fully monolithic microwave integrated circuit (MMIC) that
/Documentation/devicetree/bindings/rng/
Dst,stm32-rng.yaml11 IP and is fully separated from other crypto functions.
/Documentation/gpu/rfc/
Di915_scheduler.rst33 * GuC submission backend fully integrated with DRM scheduler
47 * ROI low on fully integrating into DRM scheduler
48 * Fully integrating would add lots of complexity to DRM

12345678910>>...13