Searched full:half (Results 1 – 25 of 193) sorted by relevance
12345678
| /Documentation/devicetree/bindings/interrupt-controller/ |
| D | cirrus,clps711x-intc.txt | 24 12: UTXINT1 UART1 transmit FIFO half empty
25 13: URXINT1 UART1 receive FIFO half full
29 17: SS2RX SSI2 receive FIFO half or greater full
30 18: SS2TX SSI2 transmit FIFO less than half empty
31 28: UTXINT2 UART2 transmit FIFO half empty
32 29: URXINT2 UART2 receive FIFO half full
|
| /Documentation/input/devices/ |
| D | rotary-encoder.rst | 16 a stable state with both outputs high (half-period mode) and some have
37 one step (half-period mode)
49 In half-period mode, state a) and c) above are used to determine the
52 (i.e. the rotation was not reversed half-way).
61 meaning that there it has seen half the way of a one-step transition.
68 should have happened, unless it flipped back on half the way. The
|
| /Documentation/driver-api/iio/ |
| D | triggered-buffers.rst | 56 * **sensor_iio_pollfunc**, the function that will be used as top half of poll
61 * **sensor_trigger_handler**, the function that will be used as bottom half of
65 top half.
|
| /Documentation/devicetree/bindings/input/ |
| D | rotary-encoder.yaml | 57 2: Half-period mode
67 rotary-encoder,half-period:
71 Makes the driver work on half-period mode.
|
| /Documentation/devicetree/bindings/net/ |
| D | qcom,qca807x.yaml | 82 bias current is half.
106 is set to half.
107 - With only DSP amplitude: bias current is set to half and
110 DSP bias current): bias current is half the detected current
|
| /Documentation/devicetree/bindings/spi/ |
| D | arm,pl022-peripheral-props.yaml | 21 - 2 # Microwire (Half Duplex)
56 description: Microwire interface - Full/Half duplex
|
| /Documentation/devicetree/bindings/phy/ |
| D | mscc,vsc7514-serdes.yaml | 23 half/full-duplex and 1000Mbps in full-duplex mode while SERDES6G supports
24 10/100Mbps in half/full-duplex and 1000/2500Mbps in full-duplex mode.
|
| /Documentation/networking/device_drivers/ethernet/intel/ |
| D | e1000.rst | 70 :Valid Range: 0-2 (0=auto-negotiate, 1=half, 2=full)
76 link partner is forced (either full or half), Duplex defaults to half-
370 Duplex Full Full Half Full Half
375 modprobe e1000 AutoNeg=0x01 (Restricts autonegotiation to 10 Half)
378 modprobe e1000 AutoNeg=0x03 (Restricts autonegotiation to 10 Half or 10 Full)
379 modprobe e1000 AutoNeg=0x04 (Restricts autonegotiation to 100 Half)
380 modprobe e1000 AutoNeg=0x05 (Restricts autonegotiation to 10 Half or 100
381 Half)
|
| /Documentation/devicetree/bindings/serial/ |
| D | rs485.yaml | 10 direction for the built-in half-duplex mode. The properties described
11 hereafter shall be given to a half-duplex capable UART node.
|
| /Documentation/networking/device_drivers/ethernet/ti/ |
| D | tlan.rst | 81 3. You can set duplex=1 to force half duplex, and duplex=2 to
91 To force a 10Mbps Half-Duplex link do "insmod tlan.o speed=10
107 0x02 use half duplex
115 ether=0,0,0x12,0,eth0 will force link to 100Mbps Half-Duplex.
|
| /Documentation/devicetree/bindings/memory-controllers/ |
| D | ti,gpmc-child.yaml | 129 description: ADV signal is delayed by half GPMC clock
133 description: CS signal is delayed by half GPMC clock
149 description: OE signal is delayed by half GPMC clock
153 description: WE signal is delayed by half GPMC clock
|
| D | xlnx,zynq-ddrc-a05.yaml | 14 The Zynq DDR ECC controller has an optional ECC support in half-bus width
|
| /Documentation/driver-api/media/ |
| D | dtv-demux.rst | 41 Note that functions called from a bottom half context must not sleep.
45 bottom half context. Thus, if a demux kABI function is called from network
65 bottom half mechanism or start a tasklet instead of making the callback
|
| /Documentation/filesystems/ |
| D | qnx6.rst | 179 Each superblock got its own half of the system area. So superblock #1
180 always uses blocks from the lower half while superblock #2 just writes to
181 blocks represented by the upper half bitmap system area bits.
189 other half of the system area.
|
| /Documentation/networking/device_drivers/ethernet/dlink/ |
| D | dl2k.rst | 215 10mbps_hd 10Mbps half duplex.
217 100mbps_hd 100Mbps half duplex.
220 1000mbps_hd 1000Mbps half duplex.
222 1 10Mbps half duplex.
224 3 100Mbps half duplex.
226 5 1000Mbps half duplex.
|
| /Documentation/driver-api/serial/ |
| D | serial-rs485.rst | 19 half-duplex mode capable of automatically controlling line direction by
21 half-duplex hardware like an RS485 transceiver or any RS232-connected
22 half-duplex devices like some modems.
|
| /Documentation/networking/device_drivers/ethernet/dec/ |
| D | dmfe.rst | 35 insmod dmfe mode=0 # Force 10M Half Duplex
36 insmod dmfe mode=1 # Force 100M Half Duplex
|
| /Documentation/devicetree/bindings/rtc/ |
| D | microchip,pic32-rtc.txt | 3 The RTCC keeps time in hours, minutes, and seconds, and one half second. It
|
| /Documentation/ABI/testing/ |
| D | sysfs-class-rtc-rtc0-device-rtc_calibration | 12 30.5 micro-seconds (half-parts-per-million of the 32KHz clock)
|
| /Documentation/userspace-api/media/dvb/ |
| D | legacy_dvb_osd.rst | 457 - 1 Bit bitmap half resolution
463 - 2 Bit bitmap half resolution
469 - 4 Bit bitmap half resolution
475 - 8 Bit bitmap half resolution
493 - 4:4:4 YCRCB graphic half resolution
505 - MPEG Video Display Half Resolution
523 - True Size MPEG Video Display Half Resolution
|
| /Documentation/devicetree/bindings/dma/stm32/ |
| D | st,stm32-mdma.yaml | 32 0x1: half-word (16bit)
37 0x1: half-word (16bit)
|
| /Documentation/admin-guide/hw-vuln/ |
| D | indirect-target-selection.rst | 8 of indirect branches and RETs located in the lower half of a cacheline.
58 in the lower half of the cacheline are vulnerable to ITS, the basic idea behind
59 the mitigation is to not allow indirect branches in the lower half.
64 second half of the cacheline. Not all retpoline sites are patched to thunks, if
|
| /Documentation/devicetree/bindings/timer/ |
| D | ti,keystone-timer.txt | 6 timers, each half can operate in conjunction (chain mode) or independently
|
| /Documentation/userspace-api/media/v4l/ |
| D | vidioc-g-dv-timings.rst | 285 frontporch of field 1 (aka the odd field) is really one half-line
287 is really one half-line shorter, so each field has exactly the
288 same number of half-lines. Whether half-lines can be detected or
|
| /Documentation/devicetree/bindings/dma/ |
| D | atmel-dma.txt | 31 - bit 11-8: FIFO configuration. 0 for half FIFO, 1 for ALAP, 2 for ASAP.
|
12345678