Searched full:hardwired (Results 1 – 22 of 22) sorted by relevance
| /Documentation/hwmon/ |
| D | amc6821.rst | 63 pwm1_auto_point1_pwm ro Hardwired to 0, shared for both
67 pwm1_auto_point3_pwm rw Hardwired to 255, shared for both
70 temp1_auto_point1_temp ro Hardwired to temp2_auto_point1_temp
|
| D | adm1025.rst | 44 One specificity of this chip is that the pin 11 can be hardwired in two
49 register can be used to define how the chip is hardwired. Please note that
|
| /Documentation/devicetree/bindings/leds/ |
| D | richtek,rt8515.yaml | 59 is hardwired to the component using the RFS resistor to
71 is hardwired to the component using the RTS resistor to
|
| D | common.yaml | 194 hardwired). In such cases this property should contain phandle(s) of
|
| /Documentation/devicetree/bindings/sound/ |
| D | adi,adau7002.yaml | 22 hardwired to always on.
|
| D | adi,ssm2518.yaml | 29 it is assumed that the nSD pin is hardwired to always on.
|
| D | serial-midi.yaml | 16 or other connector, or to a known hardwired MIDI controller. This device must be a
|
| /Documentation/devicetree/bindings/mailbox/ |
| D | amlogic,meson-gxbb-mhu.yaml | 16 MHU links are hardwired on a platform. A link raises interrupt for any
|
| D | arm,mhu.yaml | 15 are hardwired on a platform. A link raises interrupt for any received data.
|
| /Documentation/devicetree/bindings/interrupt-controller/ |
| D | mstar,mst-intc.yaml | 36 lines that are hardwired to mstar interrupt controller.
|
| /Documentation/devicetree/bindings/net/can/ |
| D | tcan4x5x.txt | 24 - reset-gpios: Hardwired output GPIO. If not defined then software
|
| /Documentation/devicetree/bindings/gpio/ |
| D | gpio-max3191x.txt | 32 is hardwired and consequently "maxim,modesel-gpios"
|
| /Documentation/devicetree/bindings/iio/dac/ |
| D | adi,ltc2664.yaml | 50 hardwired option chosen using the MSPAN pins. The control registers are
|
| /Documentation/devicetree/bindings/iio/adc/ |
| D | adi,ad7606.yaml | 114 assumed that the pins are hardwired to VDD.
|
| /Documentation/driver-api/usb/ |
| D | power-management.rst | 705 one of four values 'hotplug', 'hardwired', 'not used',
714 ``hardwired`` refers to a port that is not visible but
717 switch or a port with a hardwired USB camera. It is
789 done for 'hardwired' ports provided poweroff is coordinated with any
|
| /Documentation/devicetree/bindings/bus/ |
| D | qcom,ebi2.yaml | 50 together, or if some chip selects are hardwired to be FAST and others are SLOW
|
| /Documentation/arch/parisc/ |
| D | registers.rst | 119 The addil instruction is hardwired to place its result in r1,
|
| /Documentation/timers/ |
| D | highres.rst | 76 for various event driven functionalities is hardwired into the architecture
|
| /Documentation/trace/coresight/ |
| D | coresight-etm4x-reference.rst | 483 higher as selectors 0 and 1 are hardwired.
|
| /Documentation/ABI/testing/ |
| D | sysfs-bus-usb | 165 The file will read "hotplug", "hardwired" and "not used" if the
|
| /Documentation/networking/device_drivers/ethernet/cirrus/ |
| D | cs89x0.rst | 348 The DMA Rx buffer size is hardwired to 16 kbytes in this mode.
|
| /Documentation/networking/ |
| D | arcnet-hardware.rst | 1035 only (the JP0 jumper is hardwired), and BNC only.
|