Home
last modified time | relevance | path

Searched full:increment (Results 1 – 25 of 81) sorted by relevance

1234

/Documentation/devicetree/bindings/dma/stm32/
Dst,stm32-dma.yaml19 -bit 9: Peripheral Increment Address
20 0x0: no address increment between transfers
21 0x1: increment address between transfers
22 -bit 10: Memory Increment Address
23 0x0: no address increment between transfers
24 0x1: increment address between transfers
25 -bit 15: Peripheral Increment Offset Size
Dst,stm32-mdma.yaml22 -bit 0-1: Source increment mode
26 -bit 2-3: Destination increment mode
30 -bit 8-9: Source increment offset size
35 -bit 10-11: Destination increment offset size
/Documentation/translations/zh_CN/core-api/
Dlocal_ops.rst150 /* Increment the counter from a non preemptible context */
151 printk("Increment on cpu %d\n", smp_processor_id());
166 /* Increment the counters */
179 /* initialize the timer that will increment the counter */
/Documentation/ABI/testing/
Dsysfs-bus-iio-impedance-analyzer-ad593313 Frequency increment in Hz (step size) between consecutive
34 after each frequency increment, and before the ADC is triggered
Dsysfs-devices-edac37 increment, since EDAC will panic the system
156 counter will not have a chance to increment, since EDAC will panic the
Dsysfs-bus-pci-devices-aer_stats7 counters may increment at its link partner (e.g. root port) because the
Dsysfs-bus-fcoe78 Notes: ctlr_X (global increment starting at 0)
Dsysfs-devices-memory30 to expose the covered storage increment.
/Documentation/devicetree/bindings/dma/
Dst_fdma.txt58 -bit 21: Increment Address
59 0x0: no address increment between transfers
60 0x1: increment address between transfers
/Documentation/mm/
Dtranshuge.rst118 - map/unmap of a PMD entry for the whole THP increment/decrement
119 folio->_entire_mapcount, increment/decrement folio->_large_mapcount
120 and also increment/decrement folio->_nr_pages_mapped by ENTIRELY_MAPPED
123 - map/unmap of individual pages with PTE entry increment/decrement
124 page->_mapcount, increment/decrement folio->_large_mapcount and also
125 increment/decrement folio->_nr_pages_mapped when page->_mapcount goes
/Documentation/core-api/
Dlocal_ops.rst132 be a ``smp_wmb()`` between the buffer write and the counter increment and also a
156 /* Increment the counter from a non preemptible context */
157 printk("Increment on cpu %d\n", smp_processor_id());
172 /* Increment the counters */
185 /* initialize the timer that will increment the counter */
Drefcount-vs-atomic.rst66 counter increment or addition happened, function returned true),
101 case 3) - increment-based ops that return no value
125 case 5) - increment-based RMW ops that return a value
141 case 6) - increment-based RMW ops with acquire ordering that return a value
/Documentation/networking/
Dsegmentation-offloads.rst44 The default behavior is to increment the IP ID with every segment. If the
45 GSO type SKB_GSO_TCP_FIXEDID is specified then we will not increment the IP
48 and we will either increment the IP ID for all frames, or leave it at a
58 fragments should not increment as a single IPv4 datagram is fragmented.
/Documentation/block/
Dstat.rst51 These values increment when an I/O request completes.
56 These values increment when an flush I/O request completes.
64 These values increment when an I/O request is merged with an
/Documentation/userspace-api/media/dvb/
Dfe-read-uncorrected-blocks.rst38 increment in block count during a specific time interval should be
/Documentation/devicetree/bindings/sifive/
Dsifive-blocks-ip-versioning.txt17 auto-discovery, the maintainers of these IP blocks intend to increment
/Documentation/arch/arm64/
Dperf.rst174 FEAT_PMUv3_TH (Armv8.8) permits a PMU counter to increment only on
177 threshold is set to 2, then the PMU counter will now only increment by
181 To increment by 1 after passing the threshold condition instead of the
Damu.rst37 When in WFI or WFE these counters do not increment.
/Documentation/translations/zh_CN/scheduler/
Dsched-nice-design.rst68 asmlinkage long sys_nice(int increment)
/Documentation/i2c/
Di2c-stub.rst21 A pointer register with auto-increment is implemented for all byte
/Documentation/devicetree/bindings/net/
Dmicrel-ksz90x1.txt64 value is 0, and the maximum is property-dependent. The increment
163 All skew control options are specified in picoseconds. The increment
/Documentation/userspace-api/media/v4l/
Dvidioc-queryctrl.rst334 inclusive. The step value indicates the increment between values.
407 inclusive. The step value indicates the increment between values.
413 inclusive. The step value indicates the increment between values.
419 inclusive. The step value indicates the increment between values.
/Documentation/filesystems/
Dfiles.rst115 before and after the reference count increment. This pattern can be seen
/Documentation/driver-api/usb/
DURB.rst198 is to increment the URB's reference count while holding the lock, then
200 decrement the URB's reference count. You increment the reference
/Documentation/power/
Druntime_pm.rst349 - run pm_runtime_resume(dev) and if successful, increment the device's
381 - increment the device's usage counter
384 - increment the device's usage counter, run pm_request_resume(dev) and
388 - increment the device's usage counter, run pm_runtime_resume(dev) and
398 nonzero, increment the counter and return 1; otherwise return 0 without
403 runtime PM status is RPM_ACTIVE, increment the counter and
439 - increment the device's 'power.disable_depth' field (if the value of that

1234