Home
last modified time | relevance | path

Searched +full:local +full:- +full:host (Results 1 – 25 of 125) sorted by relevance

12345

/Documentation/driver-api/mei/
Diamt.rst1 .. SPDX-License-Identifier: GPL-2.0
10 Intel AMT provides the ability to manage a host remotely out-of-band (OOB)
11 even when the operating system running on the host processor has crashed or
15 - Monitoring hardware state and platform components
16 - Remote power off/on (useful for green computing or overnight IT
18 - OS updates
19 - Storage of useful platform information such as software assets
20 - Built-in hardware KVM
21 - Selective network isolation of Ethernet and IP protocol flows based
23 - IDE device redirection from remote management console
[all …]
/Documentation/filesystems/nfs/
Dlocalio.rst10 host. Select "NFS client and server support for LOCALIO auxiliary
14 Once an NFS client and server handshake as "local", the client will
23 clients local to their servers. In a private implementation that
25 address based match against all local network interfaces was attempted.
26 But unlike the LOCALIO protocol, the sockaddr-based matching didn't
29 The robust handshake between local client and server is just the
35 (e.g. kubernetes) where it is possible to run an IO job local to the
42 - With LOCALIO:
48 - Without LOCALIO:
55 - With LOCALIO:
[all …]
Dclient-identifier.rst1 .. SPDX-License-Identifier: GPL-2.0
19 ------------
21 The NFSv4 protocol uses "lease-based file locking". Leases help
48 ------------------------
54 - co_ownerid: An arbitrary but fixed string.
56 - boot verifier: A 64-bit incarnation verifier that enables a
72 - The "co_ownerid" string identifies the client during reboot
75 - The "co_ownerid" string helps servers distinguish the client
79 - Because it often appears on the network in the clear, the
82 - The content of the "co_ownerid" string is set and unchanging
[all …]
/Documentation/core-api/
Ddebugging-via-ohci1394.rst2 Using physical DMA provided by OHCI-1394 FireWire controllers for debugging
6 ------------
9 to the OHCI-1394 specification which defines the controller to be a PCI
12 PCI-Bus master DMA after applying filters defined by the OHCI-1394 driver.
15 ask the OHCI-1394 controller to perform read and write requests on
28 hardware such as x86, x86-64 and PowerPC.
34 Together with a early initialization of the OHCI-1394 controller for debugging,
41 -------
43 The firewire-ohci driver in drivers/firewire uses filtered physical
47 Because the firewire-ohci driver depends on the PCI enumeration to be
[all …]
/Documentation/devicetree/bindings/media/
Dpxa-camera.txt1 Marvell PXA camera host interface
4 - compatible: Should be "marvell,pxa270-qci"
5 - reg: register base and size
6 - interrupts: the interrupt number
7 - any required generic properties defined in video-interfaces.txt
10 - clocks: input clock (see clock-bindings.txt)
11 - clock-output-names: should contain the name of the clock driving the
13 - clock-frequency: host interface is driving MCLK, and MCLK rate is this rate
18 compatible = "marvell,pxa270-qci";
23 clock-names = "ciclk";
[all …]
/Documentation/networking/
Dip_dynaddr.rst1 .. SPDX-License-Identifier: GPL-2.0
4 IP dynamic address hack-port v0.03
8 dynamically changing packet source address (and socket's if local procs).
9 It is implemented for TCP diald-box connections(1) and IP_MASQuerading(2).
14 while in SYN_SENT state (diald-box processes).
15 2) Out-bounded MASQueraded source address changes ON OUTPUT (when
16 internal host does retransmission) until a packet from outside is
21 going up. So, the *same* (local AND masqueraded) connections requests that
Dip-sysctl.rst1 .. SPDX-License-Identifier: GPL-2.0
10 ip_forward - BOOLEAN
11 - 0 - disabled (default)
12 - not 0 - enabled
20 ip_default_ttl - INTEGER
25 ip_no_pmtu_disc - INTEGER
27 fragmentation-required ICMP is received, the PMTU to this
38 accept fragmentation-needed errors if the underlying protocol
48 Possible values: 0-3
52 min_pmtu - INTEGER
[all …]
/Documentation/devicetree/bindings/media/i2c/
Dimi,rdacm2x-gmsl.yaml1 # SPDX-License-Identifier: GPL-2.0 OR BSD-2-Clause
4 ---
5 $id: http://devicetree.org/schemas/media/i2c/imi,rdacm2x-gmsl.yaml#
6 $schema: http://devicetree.org/meta-schemas/core.yaml#
11 - Jacopo Mondi <jacopo+renesas@jmondi.org>
12 - Kieran Bingham <kieran.bingham+renesas@ideasonboard.com>
13 - Laurent Pinchart <laurent.pinchart+renesas@ideasonboard.com>
14 - Niklas Söderlund <niklas.soderlund+renesas@ragnatech.se>
16 description: -|
17 The IMI D&D RDACM20 and RDACM21 are GMSL-compatible camera designed for
[all …]
/Documentation/devicetree/bindings/usb/
Dsamsung,exynos-usb2.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/usb/samsung,exynos-usb2.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Krzysztof Kozlowski <krzk@kernel.org>
15 - samsung,exynos4210-ehci
16 - samsung,exynos4210-ohci
21 clock-names:
23 - const: usbhost
32 phy-names:
[all …]
/Documentation/devicetree/bindings/soc/qcom/
Dqcom,smsm.yaml1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Andy Gross <agross@kernel.org>
11 - Bjorn Andersson <bjorn.andersson@linaro.org>
12 - Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
25 '#address-cells':
28 qcom,local-host:
32 Identifier of the local processor in the list of hosts, or in other words
33 specifier of the column in the subscription matrix representing the local
[all …]
/Documentation/devicetree/bindings/net/
Dibm,emac.txt8 correct clock-frequency property.
13 - device_type : "network"
15 - compatible : compatible list, contains 2 entries, first is
16 "ibm,emac-CHIP" where CHIP is the host ASIC (440gx,
18 "ibm,emac4". For Axon, thus, we have: "ibm,emac-axon",
20 - interrupts : <interrupt mapping for EMAC IRQ and WOL IRQ>
21 - reg : <registers mapping>
22 - local-mac-address : 6 bytes, MAC address
23 - mal-device : phandle of the associated McMAL node
24 - mal-tx-channel : 1 cell, index of the tx channel on McMAL associated
[all …]
Dqca,qca7000.txt3 The QCA7000 is a serial-to-powerline bridge with a host interface which could
13 - compatible : Should be "qca,qca7000"
14 - reg : Should specify the SPI chip select
15 - interrupts : The first cell should specify the index of the source
18 - spi-cpha : Must be set
19 - spi-cpol : Must be set
22 - spi-max-frequency : Maximum frequency of the SPI bus the chip can operate at.
26 - qca,legacy-mode : Set the SPI data transfer of the QCA7000 to legacy mode.
40 #address-cells = <1>;
41 #size-cells = <0>;
[all …]
Dmctp-i2c-controller.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/net/mctp-i2c-controller.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Matt Johnston <matt@codeconstruct.com.au>
13 An mctp-i2c-controller defines a local MCTP endpoint on an I2C controller.
16 An mctp-i2c-controller must be attached to an I2C adapter which supports
18 busses) are attached to the mctp-i2c-controller with a 'mctp-controller'
19 property on each used bus. Each mctp-controller I2C bus will be presented
20 to the host system as a separate MCTP I2C instance.
[all …]
/Documentation/networking/devlink/
Ddevlink-dpipe.rst1 .. SPDX-License-Identifier: GPL-2.0
12 ``devlink-dpipe`` provides a standardized way to provide visibility into the
34 Level Path Compression trie (LPC-trie) in hardware.
45 The ``devlink-dpipe`` interface closes this gap. The hardware's pipeline is
50 configuration, but the ``devlink-dpipe`` interface uses it for visibility
52 ``devlink-dpipe`` should change according to the changes done by the
84 ``devlink-dpipe`` generally is not intended for configuration. The exception
96 -----
107 ------------
113 and should be defined in the driver. Additionally, each driver-specific
[all …]
/Documentation/virt/uml/
Duser_mode_linux_howto_v2.rst1 .. SPDX-License-Identifier: GPL-2.0
7 .. contents:: :local:
25 Most OSes today have built-in support for a number of "fake"
27 User Mode Linux takes this concept to the ultimate extreme - there
30 concepts which map onto something provided by the host - files, sockets,
36 The UML kernel is just a process running on Linux - same as any other
40 host machine assists UML in intercepting everything the program running
53 * If User Mode Linux kernel crashes, your host kernel is still fine. It
57 * You can run a usermode kernel as a non-root user (you may need to
65 isolated from the host kernel.
[all …]
/Documentation/devicetree/bindings/dsp/
Dmediatek,mt8195-dsp.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/dsp/mediatek,mt8195-dsp.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - YC Hung <yc.hung@mediatek.com>
14 advanced pre- and post- audio processing.
18 const: mediatek,mt8195-dsp
22 - description: Address and size of the DSP Cfg registers
23 - description: Address and size of the DSP SRAM
25 reg-names:
[all …]
/Documentation/scsi/
Dscsi_eh.rst1 .. SPDX-License-Identifier: GPL-2.0
14 [1-1] struct scsi_cmnd
15 [1-2] How do scmd's get completed?
16 [1-2-1] Completing a scmd w/ scsi_done
17 [1-2-2] Completing a scmd w/ timeout
18 [1-3] How EH takes over
20 [2-1] EH through fine-grained callbacks
21 [2-1-1] Overview
22 [2-1-2] Flow of scmds through EH
23 [2-1-3] Flow of control
[all …]
/Documentation/ABI/testing/
Dsysfs-bus-cxl4 Contact: linux-cxl@vger.kernel.org
14 Contact: linux-cxl@vger.kernel.org
17 Memory Device Output Payload in the CXL-2.0
24 Contact: linux-cxl@vger.kernel.org
28 Payload in the CXL-2.0 specification.
34 Contact: linux-cxl@vger.kernel.org
36 (RO) For CXL host platforms that support "QoS Telemmetry"
40 class-ids can be compared against a similar "qos_class"
42 that the endpoints map their local memory-class to a
45 side-effects that may result. First class-id is displayed.
[all …]
/Documentation/devicetree/bindings/interrupt-controller/
Dti,pruss-intc.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/interrupt-controller/ti,pruss-intc.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: TI PRU-ICSS Local Interrupt Controller
10 - Suman Anna <s-anna@ti.com>
13 Each PRU-ICSS has a single interrupt controller instance that is common
22 The property "ti,irqs-reserved" is used for denoting the connection
30 through 19) are connected to new sub-modules within the ICSSG instances.
32 This interrupt-controller node should be defined as a child node of the
[all …]
/Documentation/admin-guide/hw-vuln/
Dsrso.rst1 .. SPDX-License-Identifier: GPL-2.0
8 known scenario of poisoning CPU functional units - the Branch Target
9 Buffer (BTB) and Return Address Predictor (RAP) in this case - and then
14 Return Address Stack/Return Stack Buffer). In some cases, a non-architectural
20 but the concern is that an attacker can mis-train the CPU BTB to predict
21 non-architectural CALL instructions in kernel space and use this to
23 leading to information disclosure via a speculative side-channel.
25 The issue is tracked under CVE-2023-20569.
28 -------------------
30 AMD Zen, generations 1-4. That is, all families 0x17 and 0x19. Older
[all …]
/Documentation/virt/
Dne_overview.rst1 .. SPDX-License-Identifier: GPL-2.0
29 1. An enclave abstraction process - a user space process running in the primary
39 hypervisor running on the host where the primary VM is running. The Nitro
42 2. The enclave itself - a VM running on the same host as the primary VM that
57 An enclave communicates with the primary VM via a local communication channel,
58 using virtio-vsock [5]. The primary VM has virtio-pci vsock emulated device,
59 while the enclave VM has a virtio-mmio vsock emulated device. The vsock device
60 uses eventfd for signaling. The enclave VM sees the usual interfaces - local
61 APIC and IOAPIC - to get interrupts from virtio-vsock device. The virtio-mmio
84 predefined port - 9000 - to send a heartbeat value - 0xb7. This mechanism is
[all …]
/Documentation/mhi/
Dmhi.rst1 .. SPDX-License-Identifier: GPL-2.0
4 MHI (Modem Host Interface)
13 by the host processors to control and communicate with modem devices over high
26 ----
29 which are mapped to the host memory space by the peripheral buses like PCIe.
34 MHI BHI registers: BHI (Boot Host Interface) registers are used by the host
37 Channel Doorbell array: Channel Doorbell (DB) registers used by the host to
41 (DB) registers are used by the host to notify the device when new events are
45 debugging information like performance, functional, and stability to the host.
48 ---------------
[all …]
/Documentation/devicetree/bindings/dma/ti/
Dk3-bcdma.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
5 ---
6 $id: http://devicetree.org/schemas/dma/ti/k3-bcdma.yaml#
7 $schema: http://devicetree.org/meta-schemas/core.yaml#
12 - Peter Ujfalusi <peter.ujfalusi@gmail.com>
16 mode channels of K3 UDMA-P.
23 Split channels can be used to service PSI-L based peripherals.
24 The peripherals can be PSI-L native or legacy, non PSI-L native peripherals
25 with PDMAs. PDMA is tasked to act as a bridge between the PSI-L fabric and the
34 - ti,am62a-dmss-bcdma-csirx
[all …]
/Documentation/devicetree/bindings/pci/
Damlogic,axg-pcie.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/pci/amlogic,axg-pcie.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Neil Armstrong <neil.armstrong@linaro.org>
13 Amlogic Meson PCIe host controller is based on the Synopsys DesignWare PCI core.
16 - $ref: /schemas/pci/pci-host-bridge.yaml#
17 - $ref: /schemas/pci/snps,dw-pcie-common.yaml#
19 # We need a select here so we don't match all nodes with 'snps,dw-pcie'
24 - amlogic,axg-pcie
[all …]
Dsamsung,exynos-pcie.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/pci/samsung,exynos-pcie.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Samsung SoC series PCIe Host Controller
10 - Marek Szyprowski <m.szyprowski@samsung.com>
11 - Jaehoon Chung <jh80.chung@samsung.com>
14 Exynos5433 SoC PCIe host controller is based on the Synopsys DesignWare
16 snps,dw-pcie.yaml.
19 - $ref: /schemas/pci/snps,dw-pcie.yaml#
[all …]

12345