Searched full:mailboxes (Results 1 – 15 of 15) sorted by relevance
| /Documentation/devicetree/bindings/mailbox/ |
| D | nvidia,tegra186-hsp.yaml | 21 The features that HSP supported are shared mailboxes, shared
29 For shared mailboxes, the first cell composed of two fields:
36 TEGRA_HSP_MBOX_TYPE_SM for shared mailboxes.
41 For shared mailboxes, the second cell is composed of two fields:
53 mailboxes may vary by instance of the HSP block and SoC
|
| D | apple,mailbox.yaml | 26 ASC mailboxes are the most common variant found on the M1 used
37 M3 mailboxes are an older variant with a slightly different MMIO
|
| D | mailbox.txt | 27 users of these mailboxes for IPC, one for each mailbox. This shared
|
| D | ti,omap-mailbox.yaml | 49 within a SoC. The sub-mailboxes (actual communication channels) are
78 on mailboxes that have multiple interrupt lines connected to the MPU
109 the Tx ticker. Should be used only on sub-mailboxes used to
|
| D | arm,mhuv2.yaml | 22 must be specified as two separate mailboxes.
|
| /Documentation/driver-api/rapidio/ |
| D | rio_cm.rst | 23 messaging mailboxes in case of multi-packet message (up to 4KB) and
24 up to 64 mailboxes if single-packet messages (up to 256 B) are used. In addition
26 have reduced number of messaging mailboxes. RapidIO aware applications must
95 mailboxes.
|
| D | rapidio.rst | 39 resources such as mailboxes and doorbells. The rio_mport also includes a unique
|
| /Documentation/devicetree/bindings/serial/ |
| D | nvidia,tegra194-tcu.yaml | 16 based protocol where each "virtual UART" has a pair of mailboxes, one
|
| /Documentation/admin-guide/ |
| D | rapidio.rst | 40 resources, and manage mailboxes/doorbells.
|
| /Documentation/devicetree/bindings/firmware/ |
| D | arm,scmi.yaml | 67 Specifies the mailboxes used to communicate with SCMI compliant
84 exactly one, two, three or four mailboxes; the first one or two for
89 The number of mailboxes needed for transmitting messages depends on the
|
| D | arm,scpi.yaml | 51 processors using these mailboxes for IPC, one for each mailbox SHM can
|
| /Documentation/devicetree/bindings/arm/keystone/ |
| D | ti,sci.yaml | 55 Specifies the mailboxes used to communicate with TI-SCI Controller
|
| /Documentation/scsi/ |
| D | ChangeLog.megaraid | 440 mailboxes) and only first 22 bytes (for 64-bit mailboxes). This is to
|
| /Documentation/driver-api/media/drivers/ |
| D | cx2341x-devel.rst | 214 mailboxes are basically a fixed length array that serves as the call-stack.
216 Firmware mailboxes can be located by searching the encoder and decoder memory
226 The firmware implements 20 mailboxes of 20 32-bit words. The first 10 are
272 mailboxes for pending commands, processes them, sets the result code, populates
|
| /Documentation/networking/device_drivers/can/ctu/ |
| D | ctucanfd-driver.rst | 194 device HW queue (FIFO, mailboxes or whatever the implementation is)
|