Searched full:manage (Results 1 – 25 of 182) sorted by relevance
12345678
| /Documentation/translations/zh_CN/core-api/irq/ |
| D | irq-domain.rst | 200 CPU Vector irq_domain (root irq_domain to manage CPU vectors)
203 Interrupt Remapping irq_domain (manage irq_remapping entries)
206 IOAPIC irq_domain (manage IOAPIC delivery entries/pins)
|
| /Documentation/core-api/irq/ |
| D | irq-domain.rst | 33 top of the irq_alloc_desc*() API. An irq_domain to manage mapping is
184 controller to manage IRQ allocations and it requires an irq_desc to be
237 CPU Vector irq_domain (root irq_domain to manage CPU vectors)
240 Interrupt Remapping irq_domain (manage irq_remapping entries)
243 IOAPIC irq_domain (manage IOAPIC delivery entries/pins)
285 3) Optionally implement an irq_chip to manage the interrupt controller
|
| /Documentation/driver-api/usb/ |
| D | dma.rst | 19 manage dma mappings for existing dma-ready buffers (see below).
27 don't manage dma mappings for URBs.
41 IOMMU to manage the DMA mappings. It can cost MUCH more to set up and
|
| /Documentation/devicetree/bindings/pci/ |
| D | cdns-pcie.yaml | 16 manage all lanes.
|
| /Documentation/devicetree/bindings/fsi/ |
| D | ibm,p9-occ.yaml | 13 The POWER processor On-Chip Controller (OCC) helps manage power and
|
| /Documentation/devicetree/bindings/sound/ |
| D | nuvoton,nau8315.yaml | 28 If this option is not specified then driver does not manage
|
| /Documentation/devicetree/bindings/hwmon/ |
| D | ibm,occ-hwmon.yaml | 13 The POWER processor On-Chip Controller (OCC) helps manage power and
|
| /Documentation/devicetree/bindings/phy/ |
| D | phy-mvebu.txt | 27 controller. The USB cluster control register allows to manage common
|
| /Documentation/filesystems/ |
| D | inotify.rst | 34 more fd's than are feasible to manage, and more fd's than are optimally
62 to manage and block on 1000 fd's via select?
|
| /Documentation/networking/ |
| D | multiqueue.rst | 21 The base driver will also need to manage the queues as it does the global
23 netif_{start|stop|wake}_subqueue() functions to manage each queue while the
|
| D | alias.rst | 7 IP-aliases are an obsolete way to manage multiple IP-addresses/masks
|
| /Documentation/devicetree/bindings/cpufreq/ |
| D | cpufreq-mediatek-hw.yaml | 14 manage frequency in hardware. It is capable of controlling
|
| /Documentation/driver-api/xilinx/ |
| D | eemi.rst | 27 specific. This API also manage shared device configuration.
|
| /Documentation/security/ |
| D | lsm.rst | 62 manage the security fields and to perform access control.
113 categories: hooks that are used to manage the security fields and hooks
|
| /Documentation/admin-guide/device-mapper/ |
| D | vdo.rst | 11 it. It is strongly recommended that lvm be used to manage vdo volumes. See
135 The number of threads used to manage data comparisons for
140 The number of threads used to manage caching and locking
145 The number of threads used to manage administration of the
|
| /Documentation/devicetree/bindings/pmem/ |
| D | pmem-region.txt | 10 storage device. To ensure data integrity the operating system needs to manage
|
| /Documentation/scheduler/ |
| D | sched-eevdf.rst | 24 There are ongoing discussions on how to manage lag, especially for sleeping
|
| /Documentation/driver-api/ |
| D | sm501.rst | 18 drivers which manage the specific hardware blocks. These services
|
| D | spi.rst | 16 declare SPI busses and devices, manage them according to the standard
|
| /Documentation/devicetree/bindings/bus/ |
| D | st,stm32mp25-rifsc.yaml | 14 designed to enforce and manage isolation of STM32 hardware resources like
|
| /Documentation/ABI/testing/ |
| D | sysfs-pps | 15 contain files to manage and control its PPS source.
|
| D | sysfs-c2port | 15 manage and control its C2 port.
|
| /Documentation/admin-guide/ |
| D | rapidio.rst | 40 resources, and manage mailboxes/doorbells.
|
| /Documentation/devicetree/bindings/reset/ |
| D | reset.txt | 28 appropriate software access to the reset signals in order to manage the HW,
|
| /Documentation/devicetree/bindings/clock/ |
| D | arm,syscon-icst.yaml | 15 reference designs by adding special control registers that manage such
|
12345678