Searched +full:max +full:- +full:freq (Results 1 – 25 of 34) sorted by relevance
12
| /Documentation/devicetree/bindings/ufs/ |
| D | ufs-common.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause 3 --- 4 $id: http://devicetree.org/schemas/ufs/ufs-common.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Alim Akhtar <alim.akhtar@samsung.com> 11 - Avri Altman <avri.altman@wdc.com> 16 clock-names: true 18 freq-table-hz: 21 - description: Minimum frequency for given clock in Hz 22 - description: Maximum frequency for given clock in Hz [all …]
|
| /Documentation/devicetree/bindings/memory-controllers/ddr/ |
| D | jedec,lpddr2-timings.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/memory-controllers/ddr/jedec,lpddr2-timings.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: LPDDR2 SDRAM AC timing parameters for a given speed-bin 10 - Krzysztof Kozlowski <krzk@kernel.org> 14 const: jedec,lpddr2-timings 16 max-freq: 19 Maximum DDR clock frequency for the speed-bin, in Hz. 21 min-freq: [all …]
|
| D | jedec,lpddr3-timings.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/memory-controllers/ddr/jedec,lpddr3-timings.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: LPDDR3 SDRAM AC timing parameters for a given speed-bin 10 - Krzysztof Kozlowski <krzk@kernel.org> 14 const: jedec,lpddr3-timings 19 Maximum DDR clock frequency for the speed-bin, in Hz. 20 Property is deprecated, use max-freq. 23 max-freq: [all …]
|
| D | jedec,lpddr2.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/memory-controllers/ddr/jedec,lpddr2.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: LPDDR2 SDRAM compliant to JEDEC JESD209-2 10 - Krzysztof Kozlowski <krzk@kernel.org> 13 - $ref: jedec,lpddr-props.yaml# 18 - items: 19 - enum: 20 - elpida,ECB240ABACN [all …]
|
| D | jedec,lpddr3.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/memory-controllers/ddr/jedec,lpddr3.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: LPDDR3 SDRAM compliant to JEDEC JESD209-3 10 - Krzysztof Kozlowski <krzk@kernel.org> 13 - $ref: jedec,lpddr-props.yaml# 18 - items: 19 - enum: 20 - samsung,K3QF2F20DB [all …]
|
| /Documentation/devicetree/bindings/sound/ |
| D | atmel,sama5d2-pdmic.yaml | 1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) 4 --- 5 $id: http://devicetree.org/schemas/sound/atmel,sama5d2-pdmic.yaml# 6 $schema: http://devicetree.org/meta-schemas/core.yaml# 11 - Claudiu Beznea <claudiu.beznea@microchip.com> 20 const: atmel,sama5d2-pdmic 30 - description: peripheral clock 31 - description: generated clock 33 clock-names: 35 - const: pclk [all …]
|
| /Documentation/admin-guide/pm/ |
| D | intel-speed-select.rst | 1 .. SPDX-License-Identifier: GPL-2.0 14 - https://www.intel.com/content/www/us/en/architecture-and-technology/speed-select-technology-artic… 15 - https://builders.intel.com/docs/networkbuilders/intel-speed-select-technology-base-frequency-enha… 19 dynamically without pre-configuring via BIOS setup options. This dynamic 29 intel-speed-select configuration tool 32 Most Linux distribution packages may include the "intel-speed-select" tool. If not, 38 # cd tools/power/x86/intel-speed-select/ 43 ------------ 47 # intel-speed-select --help 49 The top-level help describes arguments and features. Notice that there is a [all …]
|
| /Documentation/devicetree/bindings/net/ieee802154/ |
| D | ca8210.txt | 4 - compatible: Should be "cascoda,ca8210" 5 - reg: Controlling chip select 6 - spi-max-frequency: Maximum clock speed, should be *less than* 8 - spi-cpol: Requires inverted clock polarity 9 - reset-gpio: GPIO attached to reset 10 - irq-gpio: GPIO attached to IRQ 12 - extclock-enable: Include for the ca8210 to route its 16MHz clock 14 - extclock-freq: Frequency in Hz of the external clock 15 - extclock-gpio: GPIO of the ca8210 to output the clock on 21 spi-max-frequency = <3000000>; [all …]
|
| /Documentation/devicetree/bindings/iio/frequency/ |
| D | adi,admv4420.yaml | 1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Nuno Sá <nuno.sa@analog.com> 14 mixer with an integrated fractional-N synthesizer, ideally suited 20 - adi,admv4420 25 spi-max-frequency: 28 adi,lo-freq-khz: 32 adi,ref-ext-single-ended-en: 37 - compatible [all …]
|
| /Documentation/devicetree/bindings/i2c/ |
| D | samsung,s3c2410-i2c.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/i2c/samsung,s3c2410-i2c.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Krzysztof Kozlowski <krzk@kernel.org> 15 - enum: 16 - samsung,s3c2410-i2c 17 - samsung,s3c2440-i2c 18 # For s3c2440-like I2C used inside HDMIPHY block found on several SoCs: 19 - samsung,s3c2440-hdmiphy-i2c [all …]
|
| /Documentation/devicetree/bindings/input/ |
| D | dlg,da7280.txt | 4 - compatible: Should be "dlg,da7280". 5 - reg: Specifies the I2C slave address. 7 - interrupt-parent : Specifies the phandle of the interrupt controller to 10 - dlg,actuator-type: Set Actuator type. it should be one of: 11 "LRA" - Linear Resonance Actuator type. 12 "ERM-bar" - Bar type Eccentric Rotating Mass. 13 "ERM-coin" - Coin type Eccentric Rotating Mass. 15 - dlg,const-op-mode: Haptic operation mode for FF_CONSTANT. 17 1 - Direct register override(DRO) mode triggered by i2c(default), 18 2 - PWM data source mode controlled by PWM duty, [all …]
|
| /Documentation/devicetree/bindings/regulator/ |
| D | mps,mpq7920.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Saravanan Sekar <sravanhome@gmail.com> 14 pattern: "pmic@[0-9a-f]{1,2}" 17 - mps,mpq7920 27 after their hardware counterparts BUCK[1-4], one LDORTC, and LDO[2-5] 30 mps,switch-freq: 44 "^ldo[1-4]$": 49 "^buck[1-4]$": [all …]
|
| D | maxim,max8952.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Krzysztof Kozlowski <krzk@kernel.org> 13 - $ref: regulator.yaml# 19 max8952,default-mode: 25 max8952,dvs-mode-microvolt: 35 max8952,en-gpio: 40 max8952,ramp-speed: 46 - 0: 32mV/us [all …]
|
| D | richtek,rt6245-regulator.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause 3 --- 4 $id: http://devicetree.org/schemas/regulator/richtek,rt6245-regulator.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - ChiYuan Huang <cy_huang@richtek.com> 13 The RT6245 is a high-performance, synchronous step-down converter 18 - $ref: regulator.yaml# 23 - richtek,rt6245 28 enable-gpios: 31 it will be treat as a default-on power. [all …]
|
| /Documentation/devicetree/bindings/leds/backlight/ |
| D | qcom-wled.yaml | 1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/leds/backlight/qcom-wled.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Bjorn Andersson <andersson@kernel.org> 11 - Kiran Gunda <quic_kgunda@quicinc.com> 21 - qcom,pm8941-wled 22 - qcom,pmi8950-wled 23 - qcom,pmi8994-wled 24 - qcom,pmi8998-wled [all …]
|
| /Documentation/devicetree/bindings/mfd/ |
| D | x-powers,axp152.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/mfd/x-powers,axp152.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: X-Powers AXP PMIC 10 - Chen-Yu Tsai <wens@csie.org> 13 - if: 18 - x-powers,axp152 19 - x-powers,axp202 20 - x-powers,axp209 [all …]
|
| D | st,stmpe.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 15 - Linus Walleij <linus.walleij@linaro.org> 18 - $ref: /schemas/spi/spi-peripheral-props.yaml# 23 - st,stmpe601 24 - st,stmpe801 25 - st,stmpe811 26 - st,stmpe1600 27 - st,stmpe1601 [all …]
|
| /Documentation/devicetree/bindings/iio/dac/ |
| D | adi,ad5755.yaml | 1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Analog Devices AD5755 Multi-Channel DAC 10 - Sean Nyekjaer <sean.nyekjaer@prevas.dk> 15 - adi,ad5755 16 - adi,ad5755-1 17 - adi,ad5757 18 - adi,ad5735 19 - adi,ad5737 [all …]
|
| /Documentation/devicetree/bindings/power/supply/ |
| D | bq25890.yaml | 1 # SPDX-License-Identifier: GPL-2.0 4 --- 6 $schema: http://devicetree.org/meta-schemas/core.yaml# 8 title: Bq25890, bq25892, bq25895 and bq25896 Li-Ion Charger 11 - Sebastian Reichel <sre@kernel.org> 14 - $ref: power-supply.yaml# 19 - enum: 20 - ti,bq25890 21 - items: 22 - enum: [all …]
|
| /Documentation/devicetree/bindings/net/ |
| D | qca,qca7000.txt | 3 The QCA7000 is a serial-to-powerline bridge with a host interface which could 13 - compatible : Should be "qca,qca7000" 14 - reg : Should specify the SPI chip select 15 - interrupts : The first cell should specify the index of the source 18 - spi-cpha : Must be set 19 - spi-cpol : Must be set 22 - spi-max-frequency : Maximum frequency of the SPI bus the chip can operate at. 26 - qca,legacy-mode : Set the SPI data transfer of the QCA7000 to legacy mode. 40 #address-cells = <1>; 41 #size-cells = <0>; [all …]
|
| /Documentation/translations/zh_TW/cpu-freq/ |
| D | core.rst | 1 .. SPDX-License-Identifier: GPL-2.0 2 .. include:: ../disclaimer-zh_TW.rst 4 :Original: Documentation/cpu-freq/core.rst 19 - Dominik Brodowski <linux@brodo.de> 20 - David Kimdon <dwhedon@debian.org> 21 - Rafael J. Wysocki <rafael.j.wysocki@intel.com> 22 - Viresh Kumar <viresh.kumar@linaro.org> 49 這裏有兩個不同的CPUfreq通知器 - 策略通知器和轉換通知器。 53 ---------------------------- 60 第三個參數 ``void *pointer`` 指向一個結構體cpufreq_policy,其包括min,max(新策略的下限和 [all …]
|
| D | cpu-drivers.rst | 1 .. SPDX-License-Identifier: GPL-2.0 3 .. include:: ../disclaimer-zh_TW.rst 5 :Original: Documentation/cpu-freq/cpu-drivers.rst 22 - Dominik Brodowski <linux@brodo.de> 23 - Rafael J. Wysocki <rafael.j.wysocki@intel.com> 24 - Viresh Kumar <viresh.kumar@linaro.org> 30 1.2 Per-CPU 初始化 48 ---------- 56 .name - 驅動的名字。 58 .init - 一個指向per-policy初始化函數的指針。 [all …]
|
| /Documentation/translations/zh_CN/cpu-freq/ |
| D | core.rst | 1 .. SPDX-License-Identifier: GPL-2.0 2 .. include:: ../disclaimer-zh_CN.rst 4 :Original: Documentation/cpu-freq/core.rst 19 - Dominik Brodowski <linux@brodo.de> 20 - David Kimdon <dwhedon@debian.org> 21 - Rafael J. Wysocki <rafael.j.wysocki@intel.com> 22 - Viresh Kumar <viresh.kumar@linaro.org> 49 这里有两个不同的CPUfreq通知器 - 策略通知器和转换通知器。 53 ---------------------------- 60 第三个参数 ``void *pointer`` 指向一个结构体cpufreq_policy,其包括min,max(新策略的下限和 [all …]
|
| D | cpu-drivers.rst | 1 .. SPDX-License-Identifier: GPL-2.0 3 .. include:: ../disclaimer-zh_CN.rst 5 :Original: Documentation/cpu-freq/cpu-drivers.rst 22 - Dominik Brodowski <linux@brodo.de> 23 - Rafael J. Wysocki <rafael.j.wysocki@intel.com> 24 - Viresh Kumar <viresh.kumar@linaro.org> 30 1.2 Per-CPU 初始化 48 ---------- 56 .name - 驱动的名字。 58 .init - 一个指向per-policy初始化函数的指针。 [all …]
|
| /Documentation/devicetree/bindings/cpu/ |
| D | cpu-capacity.txt | 6 1 - Introduction 15 2 - CPU capacity definition 19 heterogeneity. Such heterogeneity can come from micro-architectural differences 23 capture a first-order approximation of the relative performance of CPUs. 29 * A "single-threaded" or CPU affine benchmark 37 max frequency (with caches enabled). The obtained DMIPS score is then divided 43 3 - capacity-dmips-mhz 46 capacity-dmips-mhz is an optional cpu node [1] property: u32 value 51 capacity-dmips-mhz property is all-or-nothing: if it is specified for a cpu 54 available, final capacities are calculated by directly using capacity-dmips- [all …]
|
12