Home
last modified time | relevance | path

Searched +full:max +full:- +full:frequency (Results 1 – 25 of 379) sorted by relevance

12345678910>>...16

/Documentation/netlink/specs/
Ddpll.yaml1 # SPDX-License-Identifier: ((GPL-2.0 WITH Linux-syscall-note) OR BSD-3-Clause)
8 -
16 -
20 -
23 render-max: true
24 -
26 name: lock-status
31 -
37 -
41 -
[all …]
/Documentation/devicetree/bindings/ufs/
Dufs-common.yaml1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
3 ---
4 $id: http://devicetree.org/schemas/ufs/ufs-common.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Alim Akhtar <alim.akhtar@samsung.com>
11 - Avri Altman <avri.altman@wdc.com>
16 clock-names: true
18 freq-table-hz:
21 - description: Minimum frequency for given clock in Hz
22 - description: Maximum frequency for given clock in Hz
[all …]
/Documentation/devicetree/bindings/mmc/
Dcavium-mmc.txt10 - compatible : should be one of:
11 cavium,octeon-6130-mmc
12 cavium,octeon-7890-mmc
13 cavium,thunder-8190-mmc
14 cavium,thunder-8390-mmc
15 mmc-slot
16 - reg : mmc controller base registers
17 - clocks : phandle
20 - for cd, bus-width and additional generic mmc parameters
22 - cavium,cmd-clk-skew : number of coprocessor clocks before sampling command
[all …]
/Documentation/cpu-freq/
Dcpu-drivers.rst1 .. SPDX-License-Identifier: GPL-2.0
10 - Dominik Brodowski <linux@brodo.de>
11 - Rafael J. Wysocki <rafael.j.wysocki@intel.com>
12 - Viresh Kumar <viresh.kumar@linaro.org>
18 1.2 Per-CPU Initialization
24 2. Frequency Table Helpers
31 So, you just got a brand-new CPU / chipset with datasheets and want to
37 ------------------
46 .name - The name of this driver.
48 .init - A pointer to the per-policy initialization function.
[all …]
/Documentation/devicetree/bindings/iio/resolver/
Dadi,ad2s90.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Analog Devices AD2S90 Resolver-to-Digital Converter
10 - Matheus Tavares <matheus.bernardino@usp.br>
22 spi-max-frequency:
25 Chip's max frequency, as specified in its datasheet, is 2Mhz. But a 600ns
29 most 2 * 600ns, so the max frequency should be 1 / (2 * 6e-7), which gives
32 spi-cpol: true
34 spi-cpha: true
[all …]
/Documentation/admin-guide/media/
Dsi4713.rst1 .. SPDX-License-Identifier: GPL-2.0
14 ----------------------------
26 Users must comply with local regulations on radio frequency (RF) transmission.
29 -------------------------
34 The I2C device driver exports a v4l2-subdev interface to the kernel.
36 using the v4l2-subdev calls (g_ext_ctrls, s_ext_ctrls).
42 Applications can use v4l2 radio API to specify frequency of operation, mute state,
48 ----------------------
51 Here is an output from v4l2-ctl util:
53 .. code-block:: none
[all …]
/Documentation/admin-guide/pm/
Dintel-speed-select.rst1 .. SPDX-License-Identifier: GPL-2.0
14 - https://www.intel.com/content/www/us/en/architecture-and-technology/speed-select-technology-artic…
15 - https://builders.intel.com/docs/networkbuilders/intel-speed-select-technology-base-frequency-enha…
19 dynamically without pre-configuring via BIOS setup options. This dynamic
29 intel-speed-select configuration tool
32 Most Linux distribution packages may include the "intel-speed-select" tool. If not,
38 # cd tools/power/x86/intel-speed-select/
43 ------------
47 # intel-speed-select --help
49 The top-level help describes arguments and features. Notice that there is a
[all …]
/Documentation/devicetree/bindings/mtd/
Dmicrochip,mchp23k256.txt4 - #address-cells, #size-cells : Must be present if the device has sub-nodes
6 - compatible : Must be one of "microchip,mchp23k256" or "microchip,mchp23lcv1024"
7 - reg : Chip-Select number
8 - spi-max-frequency : Maximum frequency of the SPI bus the chip can operate at
12 spi-sram@0 {
13 #address-cells = <1>;
14 #size-cells = <1>;
17 spi-max-frequency = <20000000>;
/Documentation/devicetree/bindings/net/ieee802154/
Dmcr20a.txt4 - compatible: should be "nxp,mcr20a"
5 - spi-max-frequency: maximal bus speed, should be set to a frequency
7 - reg: the chipselect index
8 - interrupts: the interrupt generated by the device. Non high-level
12 - rst_b-gpio: GPIO spec for the RST_B pin
18 spi-max-frequency = <9000000>;
21 interrupt-parent = <&gpio>;
22 rst_b-gpio = <&gpio 27 1>
Dca8210.txt4 - compatible: Should be "cascoda,ca8210"
5 - reg: Controlling chip select
6 - spi-max-frequency: Maximum clock speed, should be *less than*
8 - spi-cpol: Requires inverted clock polarity
9 - reset-gpio: GPIO attached to reset
10 - irq-gpio: GPIO attached to IRQ
12 - extclock-enable: Include for the ca8210 to route its 16MHz clock
14 - extclock-freq: Frequency in Hz of the external clock
15 - extclock-gpio: GPIO of the ca8210 to output the clock on
21 spi-max-frequency = <3000000>;
[all …]
Dadf7242.txt4 - compatible: should be "adi,adf7242", "adi,adf7241"
5 - spi-max-frequency: maximal bus speed (12.5 MHz)
6 - reg: the chipselect index
7 - interrupts: the interrupt generated by the device via pin IRQ1.
14 spi-max-frequency = <10000000>;
17 interrupt-parent = <&gpio3>;
Dmrf24j40.txt4 - compatible: should be "microchip,mrf24j40", "microchip,mrf24j40ma",
7 - spi-max-frequency: maximal bus speed, should be set something under or equal
9 - reg: the chipselect index
10 - interrupts: the interrupt generated by the device.
16 spi-max-frequency = <8500000>;
19 interrupt-parent = <&gpio3>;
/Documentation/devicetree/bindings/iio/adc/
Dmaxim,max11205.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Ramona Bolboaca <ramona.bolboaca@analog.com>
13 The MAX11205 is an ultra-low-power (< 300FA max active current),
14 high-resolution, serial-output ADC.
19 - $ref: /schemas/spi/spi-peripheral-props.yaml#
24 - maxim,max11205a
25 - maxim,max11205b
33 spi-max-frequency:
[all …]
/Documentation/devicetree/bindings/fpga/
Dlattice-ice40-fpga-mgr.txt4 - compatible: Should contain "lattice,ice40-fpga-mgr"
5 - reg: SPI chip select
6 - spi-max-frequency: Maximum SPI frequency (>=1000000, <=25000000)
7 - cdone-gpios: GPIO input connected to CDONE pin
8 - reset-gpios: Active-low GPIO output connected to CRESET_B pin. Note
16 compatible = "lattice,ice40-fpga-mgr";
18 spi-max-frequency = <1000000>;
19 cdone-gpios = <&gpio 24 GPIO_ACTIVE_HIGH>;
20 reset-gpios = <&gpio 22 GPIO_ACTIVE_LOW>;
/Documentation/devicetree/bindings/usb/
Dmaxim,max3421.txt1 Maxim Integrated SPI-based USB 2.0 host controller MAX3421E
4 - compatible: Should be "maxim,max3421"
5 - spi-max-frequency: maximum frequency for this device must not exceed 26 MHz.
6 - reg: chip select number to which this device is connected.
7 - maxim,vbus-en-pin: <GPOUTx ACTIVE_LEVEL>
8 GPOUTx is the number (1-8) of the GPOUT pin of MAX3421E to drive Vbus.
10 - interrupts: the interrupt line description for the interrupt controller.
19 maxim,vbus-en-pin = <3 1>;
20 spi-max-frequency = <26000000>;
21 interrupt-parent = <&PIC>;
/Documentation/devicetree/bindings/iio/dac/
Dadi,ad5766.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
4 ---
6 $schema: http://devicetree.org/meta-schemas/core.yaml#
11 - Nuno Sá <nuno.sa@analog.com>
16 https://www.analog.com/media/en/technical-documentation/data-sheets/ad5766-5767.pdf
21 - adi,ad5766
22 - adi,ad5767
24 output-range-microvolts:
25 $ref: /schemas/types.yaml#/definitions/int32-array
32 spi-max-frequency:
[all …]
Dti,dac7512.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Jonathan Cameron <jic23@kernel.org>
19 spi-max-frequency:
21 Maximum frequency is reduced for supply voltage of less than 3.6V
25 - compatible
26 - reg
31 - |
33 #address-cells = <1>;
[all …]
/Documentation/devicetree/bindings/iio/gyroscope/
Dadi,adxrs290.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
4 ---
6 $schema: http://devicetree.org/meta-schemas/core.yaml#
8 title: Analog Devices ADXRS290 Dual-Axis MEMS Gyroscope
11 - Nishant Malpani <nish.malpani25@gmail.com>
14 Bindings for the Analog Devices ADXRS290 dual-axis MEMS gyroscope device.
15 https://www.analog.com/media/en/technical-documentation/data-sheets/ADXRS290.pdf
24 spi-max-frequency:
27 spi-cpol: true
29 spi-cpha: true
[all …]
/Documentation/devicetree/bindings/net/
Ddavicom,dm9051.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Joseph CHANG <josright123@gmail.com>
13 The DM9051 is a fully integrated and cost-effective low pin count single
17 - $ref: ethernet-controller.yaml#
26 spi-max-frequency:
32 local-mac-address: true
34 mac-address: true
37 - compatible
[all …]
Dvertexcom-mse102x.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/net/vertexcom-mse102x.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Stefan Wahren <stefan.wahren@chargebyte.com>
23 - $ref: ethernet-controller.yaml#
28 - vertexcom,mse1021
29 - vertexcom,mse1022
37 spi-cpha: true
39 spi-cpol: true
[all …]
/Documentation/devicetree/bindings/input/touchscreen/
Dti,tsc2005.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Marek Vasut <marex@denx.de>
11 - Michael Welling <mwelling@ieee.org>
19 - ti,tsc2004
20 - ti,tsc2005
31 reset-gpios:
35 spi-max-frequency:
36 description: TSC2005 SPI bus clock frequency.
[all …]
/Documentation/devicetree/bindings/iio/frequency/
Dadi,admv4420.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/iio/frequency/adi,admv4420.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Nuno Sá <nuno.sa@analog.com>
14 mixer with an integrated fractional-N synthesizer, ideally suited
20 - adi,admv4420
25 spi-max-frequency:
28 adi,lo-freq-khz:
29 description: LO Frequency
[all …]
/Documentation/devicetree/bindings/iio/filter/
Dadi,admv8818.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: ADMV8818 Digitally Tunable, High-Pass and Low-Pass Filter
10 - Antoniu Miclaus <antoniu.miclaus@analog.com>
14 features a digitally selectable frequency of operation.
15 The device features four independently controlled high-pass
16 filters (HPFs) and four independently controlled low-pass filters
17 (LPFs) that span the 2 GHz to 18 GHz frequency range.
24 - adi,admv8818
[all …]
/Documentation/devicetree/bindings/misc/
Dlwn-bk4.txt10 - compatible : Should be "lwn,bk4"
14 - reg : Should be address of the device chip select within
17 - spi-max-frequency : Maximum SPI clocking speed of device in Hz, should be
24 spi-max-frequency = <30000000>;
/Documentation/devicetree/bindings/media/spi/
Dsony-cxd2880.txt1 Sony CXD2880 DVB-T2/T tuner + demodulator driver SPI adapter
4 - compatible: Should be "sony,cxd2880".
5 - reg: SPI chip select number for the device.
6 - spi-max-frequency: Maximum bus speed, should be set to <55000000> (55MHz).
9 - vcc-supply: Optional phandle to the vcc regulator to power the adapter,
17 spi-max-frequency = <55000000>; /* 55MHz */

12345678910>>...16