Home
last modified time | relevance | path

Searched full:pclk (Results 1 – 25 of 175) sorted by relevance

1234567

/Documentation/devicetree/bindings/timer/
Dfaraday,fttmr010.txt23 - clock-names : should be "EXTCLK" and "PCLK" for the external tick timer
36 clocks = <&extclk>, <&pclk>;
37 clock-names = "EXTCLK", "PCLK";
Damlogic,meson6-timer.yaml30 - const: pclk
53 clock-names = "xtal", "pclk";
/Documentation/devicetree/bindings/rtc/
Dfaraday,ftrtc010.yaml34 - description: PCLK clocks
41 - const: PCLK
57 clock-names = "PCLK", "EXTCLK";
Dcdns,rtc.txt11 - pclk: APB registers clock
20 clock-names = "pclk", "ref_clk";
/Documentation/devicetree/bindings/soc/imx/
Dfsl,imx8mm-disp-blk-ctrl.yaml53 - const: dsi-pclk
56 - const: csi-pclk
91 "lcdif-axi", "lcdif-apb", "lcdif-pix", "dsi-pclk",
92 "dsi-ref", "csi-aclk", "csi-pclk";
Dfsl,imx8mn-disp-blk-ctrl.yaml54 - const: dsi-pclk
57 - const: csi-pclk
94 "lcdif-axi", "lcdif-apb", "lcdif-pix", "dsi-pclk",
95 "dsi-ref", "csi-aclk", "csi-pclk";
/Documentation/devicetree/bindings/media/
Dmicrochip,csi2dc.yaml57 This is named 'pclk'. The second clock must be the cross domain clock,
63 - const: pclk
148 clocks = <&pclk>, <&scck>;
149 clock-names = "pclk", "scck";
178 clocks = <&pclk>, <&scck>;
179 clock-names = "pclk", "scck";
Dst,stm32-dcmipp.yaml49 pclk-sample: true
54 - pclk-sample
84 pclk-sample = <0>;
/Documentation/devicetree/bindings/serial/
Damlogic,meson-uart.yaml72 - description: the source of the baudrate generator, can be either the xtal or the pclk
77 - const: pclk
100 clocks = <&xtal>, <&pclk>, <&xtal>;
101 clock-names = "xtal", "pclk", "baud";
/Documentation/devicetree/bindings/spi/
Drenesas,rzv2m-csi.yaml29 - description: Internal clock to access the registers (PCLK)
34 - const: pclk
74 clock-names = "csiclk", "pclk";
Dxlnx,zynq-qspi.yaml38 - const: pclk
56 clock-names = "ref_clk", "pclk";
Dspi-zynqmp-qspi.yaml30 - const: pclk
60 clock-names = "ref_clk", "pclk";
/Documentation/devicetree/bindings/media/i2c/
Dmt9m111.txt18 - pclk-sample: For information see ../video-interfaces.txt. The value is set to
33 pclk-sample = <1>;
Dtvp514x.txt21 - pclk-sample: Clock polarity of the endpoint.
39 pclk-sample = <0>;
/Documentation/devicetree/bindings/net/
Dcortina,gemini-ethernet.yaml64 description: this should contain a handle to the PCLK clock for
68 const: PCLK
121 clock-names = "PCLK";
134 clock-names = "PCLK";
/Documentation/devicetree/bindings/phy/
Drockchip,pcie3-phy.yaml85 - const: pclk
95 - const: pclk
109 clock-names = "refclk_m", "refclk_n", "pclk";
Damlogic,axg-mipi-dphy.yaml26 - const: pclk
64 clock-names = "pclk";
/Documentation/devicetree/bindings/i2c/
Dsocionext,synquacer-i2c.yaml26 const: pclk
54 clock-names = "pclk";
/Documentation/devicetree/bindings/i3c/
Dcdns,i3c-master.yaml27 - const: pclk
47 clock-names = "pclk", "sysclk";
Dsilvaco,i3c-master.yaml33 - const: pclk
54 clock-names = "pclk", "fast_clk", "slow_clk";
/Documentation/devicetree/bindings/usb/
Datmel-usb.txt66 "pclk" for the peripheral clock
78 clock-names = "pclk", "hclk";
97 "pclk" for the peripheral clock
123 clock-names = "hclk", "pclk";
/Documentation/devicetree/bindings/display/bridge/
Dmicrochip,sam9x75-lvds.yaml34 - const: pclk
54 clock-names = "pclk";
/Documentation/devicetree/bindings/watchdog/
Dfaraday,ftwdt010.yaml40 const: PCLK
65 clock-names = "PCLK";
Dst,stm32-iwdg.yaml35 - pclk
60 clock-names = "pclk", "lsi";
/Documentation/devicetree/bindings/sound/
Damlogic,t9015.yaml32 - const: pclk
67 clock-names = "pclk";

1234567