Searched full:pll2 (Results 1 – 11 of 11) sorted by relevance
| /Documentation/devicetree/bindings/clock/ |
| D | allwinner,sun4i-a10-mod1-clk.yaml | 44 #include <dt-bindings/clock/sun4i-a10-pll2.h>
50 clocks = <&pll2 SUN4I_A10_PLL2_8X>,
51 <&pll2 SUN4I_A10_PLL2_4X>,
52 <&pll2 SUN4I_A10_PLL2_2X>,
53 <&pll2 SUN4I_A10_PLL2_1X>;
|
| D | starfive,jh7110-syscrg.yaml | 32 - description: PLL2
46 - description: PLL2
|
| D | renesas,cpg-clocks.yaml | 80 - const: pll2
206 - const: pll2
|
| D | imx28-clock.yaml | 22 pll2 3
|
| D | renesas,cpg-div6-clock.yaml | 60 clock-output-names = "main", "pll0", "pll1", "pll2",
|
| D | st,nomadik.txt | 30 - clock-id: must be 1 or 2 for PLL1 and PLL2 respectively
|
| D | ti,cdce925.yaml | 98 PLL2 {
|
| D | ti,lmk04832.yaml | 40 - description: PLL2 reference clock.
|
| /Documentation/devicetree/bindings/display/ti/ |
| D | ti,dra7-dss.txt | 24 'pll1', 'pll2_clkctrl', 'pll2'
|
| /Documentation/devicetree/bindings/sound/ |
| D | mediatek,mt8188-afe.yaml | 49 - description: audio pll2 clock
66 - description: audio pll2 divide 4
|
| D | mt8195-afe-pcm.yaml | 45 - description: audio pll2 clock
|