Home
last modified time | relevance | path

Searched full:post (Results 1 – 25 of 144) sorted by relevance

123456

/Documentation/netlink/specs/
Ddevlink.yaml1239 post: devlink-nl-post-doit
1262 post: devlink-nl-post-doit
1287 post: devlink-nl-post-doit
1304 post: devlink-nl-post-doit
1326 post: devlink-nl-post-doit
1338 post: devlink-nl-post-doit
1354 post: devlink-nl-post-doit
1365 post: devlink-nl-post-doit
1387 post: devlink-nl-post-doit
1411 post: devlink-nl-post-doit
[all …]
Ddpll.yaml411 post: dpll-unlock-doit
430 post: dpll-post-doit
457 post: dpll-post-doit
485 post: dpll-unlock-doit
513 post: dpll-pin-post-doit
551 post: dpll-pin-post-doit
/Documentation/livepatch/
Dcallbacks.rst42 * Post-patch
48 active), used to clean up post-patch callback
51 * Post-unpatch
61 symmetry: pre-patch callbacks have a post-unpatch counterpart and
62 post-patch callbacks have a pre-unpatch counterpart. An unpatch
90 No post-patch, pre-unpatch, or post-unpatch callbacks will be executed
96 will only occur if their corresponding post-patch callback executed).
100 only the post-unpatch callback will be called.
118 patch the data *after* patching is complete with a post-patch callback,
126 may be possible to implement similar updates via pre/post-patch
[all …]
/Documentation/ABI/testing/
Dsysfs-bus-iio-adc-ad413024 * "sinc3+pf1" - Sinc3 + Post Filter 1. 53dB rejection @
27 * "sinc3+pf2" - Sinc3 + Post Filter 2. 70dB rejection @
30 * "sinc3+pf3" - Sinc3 + Post Filter 3. 99dB rejection @
33 * "sinc3+pf4" - Sinc3 + Post Filter 4. 103dB rejection @
Dconfigfs-most60 configuration, the creation is post-poned until
115 configuration, the creation is post-poned until
170 configuration, the creation is post-poned until
236 configuration, the creation is post-poned until
Dsysfs-class-fpga-manager34 * write complete = Doing post programming steps
35 * write complete error = Error while doing post programming
/Documentation/devicetree/bindings/clock/
Dkeystone-pll.txt2 a divider and a post divider. The additional PLL IPs like ARMPLL, DDRPLL
16 - reg-names : control, multiplier and post-divider. The multiplier and
17 post-divider registers are applicable only for main pll clock
18 - fixed-postdiv : fixed post divider value. If absent, use clkod register bits
27 reg-names = "control", "multiplier", "post-divider";
Dst,stm32-rcc.txt87 12 CLK_I2SQ_PDIV (post divisor of pll i2s q divisor)
88 13 CLK_SAIQ_PDIV (post divisor of pll sai q divisor)
/Documentation/gpu/
Dmeson.rst19 D | vd2 | VIU | | Video Post | | Video Encoders |<---|-----VCLK |
33 Video Post Processing
37 :doc: Video Post Processing
/Documentation/devicetree/bindings/display/
Damlogic,meson-vpu.yaml20 D | vd2 | VIU | | Video Post | | Video Encoders |<---|-----VCLK |
37 VPP: Video Post Processing
40 The Video Post Processing is in charge of the scaling and blending of the
43 scaler and a "post-blending" to merge with the OSD Planes.
/Documentation/userspace-api/media/dvb/
Dfrontend-stat-properties.rst148 .. _DTV-STAT-POST-ERROR-BIT-COUNT:
162 :ref:`DTV_STAT_POST_TOTAL_BIT_COUNT <DTV-STAT-POST-TOTAL-BIT-COUNT>`.
177 .. _DTV-STAT-POST-TOTAL-BIT-COUNT:
184 :ref:`DTV_STAT_POST_ERROR_BIT_COUNT <DTV-STAT-POST-ERROR-BIT-COUNT>`
202 :ref:`DTV_STAT_POST_ERROR_BIT_COUNT <DTV-STAT-POST-ERROR-BIT-COUNT>`.
/Documentation/devicetree/bindings/leds/backlight/
Dpwm-backlight.yaml35 post-pwm-on-delay-ms:
73 post-pwm-on-delay-ms = <10>;
/Documentation/devicetree/bindings/ata/
Dsata_highbank.yaml35 calxeda,post-clocks:
92 calxeda,post-clocks = <0>;
/Documentation/networking/
Dax25.rst16 subscribed to post but of course that means you might miss an answer.
Dtc-actions-env-rules.rst29 Post on netdev if something is unclear.
/Documentation/sound/soc/
Dmachine.rst24 /* the pre and post PM functions are used to do any PM work before and
47 The machine driver has pre and post versions of suspend and resume to take care
/Documentation/devicetree/bindings/phy/
Dapm-xgene-phy.txt43 - apm,tx-post-cursor : Post-cursor emphasis taps control. Two set of
/Documentation/trace/
Devents-msr.rst35 The trace data can be post processed with the postprocess/decode_msr.py script::
/Documentation/devicetree/bindings/remoteproc/
Dqcom,pil-info.yaml14 used for communicating remoteproc relocation information to post mortem
/Documentation/driver-api/media/drivers/
Dfimc-devel.rst25 - video post-processor (mem-to-mem)
/Documentation/hwmon/
Dds620.rst26 returned via sysfs displays post decimal positions.
/Documentation/devicetree/bindings/net/
Dfsl,fec.yaml225 phy-reset-post-delay:
229 Post reset delay in milliseconds. If present then a delay of phy-reset-post-delay
/Documentation/devicetree/bindings/media/
Dti,vpe.yaml13 The Video Processing Engine (VPE) is a key component for image post
/Documentation/accounting/
Dcgroupstats.rst15 The current model for cgroupstats is a pull, a push model (to post
/Documentation/cpu-freq/
Dindex.rst24 problems or submit patches. To post a message, send an email to

123456