Home
last modified time | relevance | path

Searched full:pwm1 (Results 1 – 25 of 62) sorted by relevance

123

/Documentation/devicetree/bindings/pinctrl/
Dloongson,ls2k-pinctrl.yaml42 enum: [gpio, sdio, can1, can0, pwm3, pwm2, pwm1, pwm0, i2c1, i2c0,
47 enum: [gpio, sdio, can1, can0, pwm3, pwm2, pwm1, pwm0, i2c1, i2c0,
77 pwm1_pins_default: pwm1-pins {
79 groups = "pwm1";
80 function = "pwm1";
Dmediatek,mt76x8-pinctrl.yaml40 p4led_an, p4led_kn, pcie, pcm, perst, pwm, pwm0, pwm1,
82 p4led_kn, perst, pwm0, pwm1, refclk, sdmode, spi,
253 const: pwm1
257 enum: [pwm1]
311 enum: [pwm1]
393 p3led_kn, p4led_an, p4led_kn, pwm0, pwm1, sdmode, spis]
Dnuvoton,wpcm450-pinctrl.yaml76 fi12, fi13, fi14, fi15, pwm0, pwm1, pwm2, pwm3, pwm4, pwm5,
86 pwm0, pwm1, pwm2, pwm3, pwm4, pwm5, pwm6, pwm7, hg0, hg1,
Dbrcm,cygnus-pinmux.txt55 "pwm1": "pwm1_grp"
/Documentation/devicetree/bindings/pwm/
Dti,twl-pwm.txt4 On TWL4030 series: PWM1 and PWM2
5 On TWL6030 series: PWM0 and PWM1
Dpwm-lp3943.txt9 - ti,pwm0 or ti,pwm1: Output pin number(s) for PWM channel 0 or 1.
33 ti,pwm1 = <15>;
Dmediatek,mt2712-pwm.yaml57 - const: pwm1
91 "pwm1", "pwm2",
Dvt8500-pwm.txt13 pwm1: pwm@d8220000 {
Dpwm-sprd.txt24 "pwm1", "enable1",
Dpwm-st.txt30 pwm1: pwm@fe510000 {
/Documentation/hwmon/
Damc6821.rst54 pwm1 rw pwm1
74 pwm1 = pwm1_auto_point2_pwm. It can go from
91 pwm1 = pwm1_auto_point2_pwm. It can go from
Dtc654.rst28 pwm1_mode determines if the pwm output is controlled via the pwm1 value
33 the pwm1 value. Setting pwm1_mode to 0 will cause the pwm output to be
Dg762.rst50 speed control (open-loop) via pwm1 described below, 2 for
57 pwm1:
64 the fan speed is programmed by setting a value between 0 and 255 via 'pwm1'
Dpwm-fan.rst26 pwm1_enable rw keep enable mode, defines behaviour when pwm1=0
31 pwm1 rw relative speed (0-255), 255=max. speed.
Dthmc50.rst80 pwm1
85 The value of 0 for pwm1 also forces FAN_OFF signal from the chip,
Dlan966x.rst38 **pwm1**
Dw83793.rst77 sure bit 0 is cleared in the 6 values. And then set the pwm1 value to
112 Only Fan1-5 and PWM1-3 are guaranteed to always exist, other fan inputs and
Dmlxreg-fan.rst21 pwm1 0xe3
60 pwm1 RW file for fan[1-12] target duty cycle (0..255)
Dg760a.rst22 The fan speed is programmed by setting the period via 'pwm1' of two
Dasus_rog_ryujin.rst44 pwm1 Pump duty
/Documentation/driver-api/thermal/
Dnouveau_thermal.rst63 * pwm1:
78 * 1: The fan can be driven in manual (use pwm1 to change the speed);
/Documentation/devicetree/bindings/mfd/
Dlp3943.txt31 ti,pwm1 = <15>;
/Documentation/devicetree/bindings/regulator/
Dpwm-regulator.yaml96 pwms = <&pwm1 0 8448 0>;
114 pwms = <&pwm1 0 8448 0>;
/Documentation/devicetree/bindings/leds/
Dleds-pwm-multicolor.yaml70 pwms = <&pwm1 0 1000000>;
/Documentation/devicetree/bindings/leds/backlight/
Dmps,mp3309c.yaml66 pwms = <&pwm1 0 3333333 0>; /* 300 Hz --> (1/f) * 1*10^9 */

123