Searched +full:reset +full:- +full:delay +full:- +full:us (Results 1 – 25 of 40) sorted by relevance
12
| /Documentation/devicetree/bindings/net/ |
| D | mdio.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Andrew Lunn <andrew@lunn.ch> 11 - Florian Fainelli <f.fainelli@gmail.com> 12 - Heiner Kallweit <hkallweit1@gmail.com> 17 bus. These should follow the generic ethernet-phy.yaml document, or 22 pattern: '^mdio(-(bus|external))?(@.+|-([0-9]+))?$' 24 "#address-cells": 27 "#size-cells": [all …]
|
| D | hisilicon-femac.txt | 4 - compatible: should contain one of the following version strings: 5 * "hisilicon,hisi-femac-v1" 6 * "hisilicon,hisi-femac-v2" 7 and the soc string "hisilicon,hi3516cv300-femac". 8 - reg: specifies base physical address(s) and size of the device registers. 11 - interrupts: should contain the MAC interrupt. 12 - clocks: A phandle to the MAC main clock. 13 - resets: should contain the phandle to the MAC reset signal(required) and 14 the PHY reset signal(optional). 15 - reset-names: should contain the reset signal name "mac"(required) [all …]
|
| D | ethernet-phy.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/net/ethernet-phy.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Andrew Lunn <andrew@lunn.ch> 11 - Florian Fainelli <f.fainelli@gmail.com> 12 - Heiner Kallweit <hkallweit1@gmail.com> 14 # The dt-schema tools will generate a select statement first by using 21 pattern: "^ethernet-phy(@[a-f0-9]+)?$" 24 - $nodename [all …]
|
| D | hisilicon-hix5hd2-gmac.txt | 4 - compatible: should contain one of the following SoC strings: 5 * "hisilicon,hix5hd2-gmac" 6 * "hisilicon,hi3798cv200-gmac" 7 * "hisilicon,hi3516a-gmac" 9 * "hisilicon,hisi-gmac-v1" 10 * "hisilicon,hisi-gmac-v2" 13 - reg: specifies base physical address(s) and size of the device registers. 16 - interrupts: should contain the MAC interrupt. 17 - #address-cells: must be <1>. 18 - #size-cells: must be <0>. [all …]
|
| D | renesas,ethertsn.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Renesas Ethernet TSN End-station 10 - Niklas Söderlund <niklas.soderlund@ragnatech.se> 14 Gbps full-duplex link via MII/GMII/RMII/RGMII. Depending on the connected PHY. 17 - $ref: ethernet-controller.yaml# 22 - enum: 23 - renesas,r8a779g0-ethertsn # R-Car V4H 24 - const: renesas,rcar-gen4-ethertsn [all …]
|
| D | mediatek-dwmac.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/net/mediatek-dwmac.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Biao Huang <biao.huang@mediatek.com> 21 - mediatek,mt2712-gmac 22 - mediatek,mt8188-gmac 23 - mediatek,mt8195-gmac 25 - compatible 28 - $ref: snps,dwmac.yaml# [all …]
|
| D | snps,dwmac.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Alexandre Torgue <alexandre.torgue@foss.st.com> 11 - Giuseppe Cavallaro <peppe.cavallaro@st.com> 12 - Jose Abreu <joabreu@synopsys.com> 23 - snps,dwmac 24 - snps,dwmac-3.40a 25 - snps,dwmac-3.50a 26 - snps,dwmac-3.610 [all …]
|
| /Documentation/devicetree/bindings/mmc/ |
| D | mmc-pwrseq-simple.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/mmc/mmc-pwrseq-simple.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Ulf Hansson <ulf.hansson@linaro.org> 14 of common properties between various SOC designs. It thus enables us to use 19 const: mmc-pwrseq-simple 21 reset-gpios: 26 contains a list of GPIO specifiers. The reset GPIOs are asserted 28 They will be de-asserted right after the power has been provided to the [all …]
|
| /Documentation/devicetree/bindings/input/ |
| D | syna,rmi4.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Jason A. Donenfeld <Jason@zx2c4.com> 11 - Matthias Schiffer <matthias.schiffer@ew.tq-group.com 12 - Vincent Huang <vincent.huang@tw.synaptics.com> 22 - syna,rmi4-i2c 23 - syna,rmi4-spi 28 '#address-cells': 31 '#size-cells': [all …]
|
| /Documentation/admin-guide/blockdev/ |
| D | paride.rst | 5 PARIDE v1.03 (c) 1997-8 Grant Guenther <grant@torque.net> 12 to personal computers, many external devices such as portable hard-disk, 13 CD-ROM, LS-120 and tape drives use the parallel port to connect to their 14 host computer. While some devices (notably scanners) use ad-hoc methods 17 a parallel-port adapter chip added in. Some of the original parallel port 19 (The Iomega PPA-3 adapter used in the ZIP drives is an example of this 27 which is then connected to a floppy-tape mechanism. The vast majority 30 were to open up a parallel port CD-ROM drive, for instance, one would 31 find a standard ATAPI CD-ROM drive, a power supply, and a single adapter 33 IDE cable. It is usually possible to exchange the CD-ROM device with [all …]
|
| /Documentation/devicetree/bindings/power/reset/ |
| D | atmel,sama5d2-shdwc.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/power/reset/atmel,sama5d2-shdwc.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Claudiu Beznea <claudiu.beznea@microchip.com> 14 and VDDCORE and the wake-up detection on debounced input lines. 19 - items: 20 - const: microchip,sama7g5-shdwc 21 - const: syscon 22 - enum: [all …]
|
| /Documentation/devicetree/bindings/mfd/ |
| D | st,stmpe.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 15 - Linus Walleij <linus.walleij@linaro.org> 18 - $ref: /schemas/spi/spi-peripheral-props.yaml# 23 - st,stmpe601 24 - st,stmpe801 25 - st,stmpe811 26 - st,stmpe1600 27 - st,stmpe1601 [all …]
|
| /Documentation/devicetree/bindings/usb/ |
| D | chipidea,usb2-common.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/usb/chipidea,usb2-common.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Xu Yang <xu.yang_2@nxp.com> 25 clock-names: 31 power-domains: 37 reset-names: 40 "#reset-cells": 45 itc-setting: [all …]
|
| D | ci-hdrc-usb2.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/usb/ci-hdrc-usb2.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Xu Yang <xu.yang_2@nxp.com> 11 - Peng Fan <peng.fan@nxp.com> 16 - enum: 17 - chipidea,usb2 18 - lsi,zevio-usb 19 - nuvoton,npcm750-udc [all …]
|
| D | usb251xb.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Microchip USB 2.0 Hi-Speed Hub Controller 10 - Richard Leitner <richard.leitner@skidata.com> 15 - microchip,usb2422 16 - microchip,usb2512b 17 - microchip,usb2512bi 18 - microchip,usb2513b 19 - microchip,usb2513bi [all …]
|
| /Documentation/networking/ |
| D | pktgen.rst | 1 .. SPDX-License-Identifier: GPL-2.0 7 Enable CONFIG_NET_PKTGEN to compile and build pktgen either in-kernel 31 overload type of benchmarking, as this could hurt the normal use-case. 35 # ethtool -G ethX tx 1024 43 TX ring cause delay. Drivers usually delay cleaning up the 44 ring-buffers for various performance reasons, and packets stalling 49 and the cleanup interval is affected by the ethtool --coalesce setting 50 of parameter "rx-usecs". 54 # ethtool -C ethX rx-usecs 30 72 * add_device DEVICE@NAME -- adds a single device [all …]
|
| D | ethtool-netlink.rst | 27 wake-on-lan password) omitted. 37 number 1 but any non-zero value should be understood as "true" by recipient. 44 Attributes that need to be filled-in by device drivers and that are dumped to 98 representing bit values and mask of affected bits) and bit-by-bit (list of 101 Verbose (bit-by-bit) bitsets allow sending symbolic names for bits together 126 rounded up to a multiple of 32 bits. They consist of 32-bit words in host byte 141 Bit-by-bit form: nested (bitset) attribute contents: 143 +------------------------------------+--------+-----------------------------+ 145 +------------------------------------+--------+-----------------------------+ 147 +------------------------------------+--------+-----------------------------+ [all …]
|
| /Documentation/devicetree/bindings/bus/ |
| D | ti-sysc.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/bus/ti-sysc.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Tony Lindgren <tony@atomide.com> 16 is mostly used for interaction between module and Power, Reset and Clock 31 pattern: "^target-module(@[0-9a-f]+)?$" 35 - items: 36 - enum: 37 - ti,sysc-omap2 [all …]
|
| /Documentation/trace/ |
| D | ftrace.rst | 2 ftrace - Function Tracer 13 - Written for: 2.6.28-rc2 14 - Updated for: 3.10 15 - Updated for: 4.13 - Copyright 2017 VMware Inc. Steven Rostedt 16 - Converted to rst format - Changbin Du <changbin.du@intel.com> 19 ------------ 24 performance issues that take place outside of user-space. 41 ---------------------- 43 See Documentation/trace/ftrace-design.rst for details for arch porters and such. 47 --------------- [all …]
|
| /Documentation/devicetree/bindings/net/dsa/ |
| D | renesas,rzn1-a5psw.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/net/dsa/renesas,rzn1-a5psw.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Clément Léger <clement.leger@bootlin.com> 17 - $ref: dsa.yaml#/$defs/ethernet-ports 22 - enum: 23 - renesas,r9a06g032-a5psw 24 - const: renesas,rzn1-a5psw 31 - description: Device Level Ring (DLR) interrupt [all …]
|
| /Documentation/devicetree/bindings/thermal/ |
| D | nvidia,tegra124-soctherm.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/thermal/nvidia,tegra124-soctherm.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Thierry Reding <thierry.reding@gmail.com> 11 - Jon Hunter <jonathanh@nvidia.com> 14 polled or interrupt-based thermal monitoring, CPU and GPU throttling based 21 - nvidia,tegra124-soctherm 22 - nvidia,tegra132-soctherm 23 - nvidia,tegra210-soctherm [all …]
|
| /Documentation/devicetree/bindings/pci/ |
| D | mvebu-pci.txt | 5 - compatible: one of the following values: 6 marvell,armada-370-pcie 7 marvell,armada-xp-pcie 8 marvell,dove-pcie 9 marvell,kirkwood-pcie 10 - #address-cells, set to <3> 11 - #size-cells, set to <2> 12 - #interrupt-cells, set to <1> 13 - bus-range: PCI bus numbers covered 14 - device_type, set to "pci" [all …]
|
| /Documentation/devicetree/bindings/i2c/ |
| D | i2c-mux-gpio.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only 3 --- 4 $id: http://devicetree.org/schemas/i2c/i2c-mux-gpio.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: GPIO-based I2C Bus Mux 10 - Wolfram Sang <wsa@kernel.org> 15 +-----+ +-----+ 17 +------------+ +-----+ +-----+ 19 | | /--------+--------+ 20 | +------+ | +------+ child bus A, on GPIO value set to 0 [all …]
|
| /Documentation/networking/dsa/ |
| D | sja1105.rst | 8 The NXP SJA1105 is a family of 10 SPI-managed automotive switches: 10 - SJA1105E: First generation, no TTEthernet 11 - SJA1105T: First generation, TTEthernet 12 - SJA1105P: Second generation, no TTEthernet, no SGMII 13 - SJA1105Q: Second generation, TTEthernet, no SGMII 14 - SJA1105R: Second generation, no TTEthernet, SGMII 15 - SJA1105S: Second generation, TTEthernet, SGMII 16 - SJA1110A: Third generation, TTEthernet, SGMII, integrated 100base-T1 and 17 100base-TX PHYs 18 - SJA1110B: Third generation, TTEthernet, SGMII, 100base-T1, 100base-TX [all …]
|
| /Documentation/netlink/specs/ |
| D | tc.yaml | 1 # SPDX-License-Identifier: ((GPL-2.0 WITH Linux-syscall-note) OR BSD-3-Clause) 4 protocol: netlink-raw 12 - 16 - 19 - 23 - 26 - 29 - 32 - 35 - [all …]
|
12