Home
last modified time | relevance | path

Searched +full:reset +full:- +full:gpio (Results 1 – 25 of 520) sorted by relevance

12345678910>>...21

/Documentation/devicetree/bindings/mfd/
Daltera-a10sr.txt4 - compatible : "altr,a10sr"
5 - spi-max-frequency : Maximum SPI frequency.
6 - reg : The SPI Chip Select address for the Arria10
8 - interrupts : The interrupt line the device is connected to.
9 - interrupt-controller : Marks the device node as an interrupt controller.
10 - #interrupt-cells : The number of cells to describe an IRQ, should be 2.
13 masks from ../interrupt-controller/interrupts.txt.
15 The A10SR consists of these sub-devices:
18 ------ ----------
19 a10sr_gpio GPIO Controller
[all …]
Ddelta,tn48m-cpld.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/mfd/delta,tn48m-cpld.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Robert Marko <robert.marko@sartura.hr>
19 It is also being used as a GPIO expander and reset controller
20 for the switch MAC-s and other peripherals.
24 const: delta,tn48m-cpld
31 "#address-cells":
34 "#size-cells":
[all …]
/Documentation/devicetree/bindings/power/reset/
Dgpio-restart.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/power/reset/gpio-restart.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: GPIO controlled reset
10 - Sebastian Reichel <sre@kernel.org>
13 Drive a GPIO line that can be used to restart the system from a restart handler.
15 This binding supports level and edge triggered reset. At driver load time, the driver will
16 request the given gpio line and install a restart handler. If the optional properties
17 'open-source' is not found, the GPIO line will be driven in the inactive state. Otherwise its
[all …]
/Documentation/devicetree/bindings/arm/bcm/
Draspberrypi,bcm2835-firmware.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/arm/bcm/raspberrypi,bcm2835-firmware.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Eric Anholt <eric@anholt.net>
11 - Stefan Wahren <wahrenst@gmx.net>
17 const: raspberrypi,bcm2835-firmware
20 - compatible
25 - const: raspberrypi,bcm2835-firmware
26 - const: simple-mfd
[all …]
/Documentation/devicetree/bindings/gpio/
Dgpio-consumer-common.yaml1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
3 ---
4 $id: http://devicetree.org/schemas/gpio/gpio-consumer-common.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Common GPIO lines
10 - Bartosz Golaszewski <brgl@bgdev.pl>
11 - Linus Walleij <linus.walleij@linaro.org>
14 Pay attention to using proper GPIO flag (e.g. GPIO_ACTIVE_LOW) for the GPIOs
20 enable-gpios:
23 GPIO connected to the enable control pin.
[all …]
Dgpio-xra1403.txt1 GPIO Driver for XRA1403 16-BIT GPIO Expander With Reset Input from EXAR
3 The XRA1403 is an 16-bit GPIO expander with an SPI interface. Features available:
4 - Individually programmable inputs:
5 - Internal pull-up resistors
6 - Polarity inversion
7 - Individual interrupt enable
8 - Rising edge and/or Falling edge interrupt
9 - Input filter
10 - Individually programmable outputs
11 - Output Level Control
[all …]
/Documentation/devicetree/bindings/mmc/
Dmmc-pwrseq-emmc.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/mmc/mmc-pwrseq-emmc.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Simple eMMC hardware reset provider
10 - Ulf Hansson <ulf.hansson@linaro.org>
13 The purpose of this driver is to perform standard eMMC hw reset
19 doesn't have hardware reset logic connected to emmc card and (limited or
25 const: mmc-pwrseq-emmc
27 reset-gpios:
[all …]
Dmmc-pwrseq-sd8787.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/mmc/mmc-pwrseq-sd8787.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Ulf Hansson <ulf.hansson@linaro.org>
15 - mmc-pwrseq-sd8787
16 - mmc-pwrseq-wilc1000
18 powerdown-gpios:
21 contains a power down GPIO specifier with the default active state
23 reset-gpios:
[all …]
/Documentation/devicetree/bindings/net/ieee802154/
Dcc2520.txt4 - compatible: should be "ti,cc2520"
5 - spi-max-frequency: maximal bus speed (8000000), should be set to 4000000 depends
7 - reg: the chipselect index
8 - pinctrl-0: pin control group to be used for this controller.
9 - pinctrl-names: must contain a "default" entry.
10 - fifo-gpio: GPIO spec for the FIFO pin
11 - fifop-gpio: GPIO spec for the FIFOP pin
12 - sfd-gpio: GPIO spec for the SFD pin
13 - cca-gpio: GPIO spec for the CCA pin
14 - vreg-gpio: GPIO spec for the VREG pin
[all …]
Dca8210.txt4 - compatible: Should be "cascoda,ca8210"
5 - reg: Controlling chip select
6 - spi-max-frequency: Maximum clock speed, should be *less than*
8 - spi-cpol: Requires inverted clock polarity
9 - reset-gpio: GPIO attached to reset
10 - irq-gpio: GPIO attached to IRQ
12 - extclock-enable: Include for the ca8210 to route its 16MHz clock
14 - extclock-freq: Frequency in Hz of the external clock
15 - extclock-gpio: GPIO of the ca8210 to output the clock on
21 spi-max-frequency = <3000000>;
[all …]
/Documentation/devicetree/bindings/rtc/
Dmoxa,moxart-rtc.txt1 MOXA ART real-time clock
5 - compatible : Should be "moxa,moxart-rtc"
6 - rtc-sclk-gpios : RTC sclk gpio, with zero flags
7 - rtc-data-gpios : RTC data gpio, with zero flags
8 - rtc-reset-gpios : RTC reset gpio, with zero flags
13 compatible = "moxa,moxart-rtc";
14 rtc-sclk-gpios = <&gpio 5 0>;
15 rtc-data-gpios = <&gpio 6 0>;
16 rtc-reset-gpios = <&gpio 7 0>;
/Documentation/devicetree/bindings/sound/
Dnvidia,tegra20-ac97.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/sound/nvidia,tegra20-ac97.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Thierry Reding <treding@nvidia.com>
11 - Jon Hunter <jonathanh@nvidia.com>
15 const: nvidia,tegra20-ac97
23 reset-names:
35 dma-names:
37 - const: rx
[all …]
Dadi,adau1701.txt5 - compatible: Should contain "adi,adau1701"
6 - reg: The i2c address. Value depends on the state of ADDR0
11 - reset-gpio: A GPIO spec to define which pin is connected to the
12 chip's !RESET pin. If specified, the driver will
13 assert a hardware reset at probe time.
14 - adi,pll-mode-gpios: An array of two GPIO specs to describe the GPIOs
19 - adi,pin-config: An array of 12 numerical values selecting one of the
23 - avdd-supply: Power supply for AVDD, providing 3.3V
24 - dvdd-supply: Power supply for DVDD, providing 3.3V
32 reset-gpio = <&gpio 23 0>;
[all …]
Dak4118.txt7 - compatible : "asahi-kasei,ak4118"
8 - reg : The I2C address of the device for I2C
9 - reset-gpios: A GPIO specifier for the reset pin
10 - irq-gpios: A GPIO specifier for the IRQ pin
16 #sound-dai-cells = <0>;
17 compatible = "asahi-kasei,ak4118";
19 reset-gpios = <&gpio 0 GPIO_ACTIVE_LOW>
20 irq-gpios = <&gpio 1 GPIO_ACTIVE_HIGH>;
Drealtek,rt5677.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Animesh Agarwal <animeshagarwal28@gmail.com>
30 - $ref: dai-common.yaml#
42 gpio-controller: true
44 '#gpio-cells':
47 realtek,pow-ldo2-gpio:
51 realtek,reset-gpio:
53 description: CODEC's RESET pin. Active low.
[all …]
Dmscc,zl38060.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
15 - Jaroslav Kysela <perex@perex.cz>
16 - Takashi Iwai <tiwai@suse.com>
19 - $ref: dai-common.yaml#
30 spi-max-frequency:
33 reset-gpios:
35 A GPIO line handling reset of the chip. As the line is active low,
36 it should be marked GPIO_ACTIVE_LOW (see ../gpio/gpio.txt)
[all …]
Drohm,bd28623.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
12 that can be connected to GPIOs reset and mute.
15 - Katsuhiro Suzuki <katsuhiro@katsuster.net>
18 - $ref: dai-common.yaml#
24 "#sound-dai-cells":
27 VCCA-supply:
31 VCCP1-supply:
35 VCCP2-supply:
[all …]
Dak5386.txt1 AK5386 Single-ended 24-Bit 192kHz delta-sigma ADC
7 - compatible : "asahi-kasei,ak5386"
11 - reset-gpio : a GPIO spec for the reset/power down pin.
13 - va-supply : a regulator spec, providing 5.0V
14 - vd-supply : a regulator spec, providing 3.3V
19 compatible = "asahi-kasei,ak5386";
20 reset-gpio = <&gpio0 23>;
21 va-supply = <&vdd_5v0_reg>;
22 vd-supply = <&vdd_3v3_reg>;
/Documentation/devicetree/bindings/reset/
Dti,tps380x-reset.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/reset/ti,tps380x-reset.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: TI TPS380x reset controller
10 - Marco Felsch <kernel@pengutronix.de>
15 RESET signal if the voltage drops below a preset threshold or upon a manual
16 reset input (MR). The RESET output remains asserted for the factory
18 manual reset input is released.
25 - ti,tps3801
[all …]
/Documentation/devicetree/bindings/usb/
Dgenesys,gl850g.yaml1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Icenowy Zheng <uwu@icenowy.me>
15 - usb5e3,608
16 - usb5e3,610
17 - usb5e3,620
18 - usb5e3,626
22 reset-gpios:
23 description: GPIO controlling the RESET# pin.
[all …]
Dvialab,vl817.yaml1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Anand Moon <linux.amoon@gmail.com>
13 - $ref: usb-device.yaml#
18 - usb2109,2817
19 - usb2109,817
23 reset-gpios:
26 GPIO controlling the RESET# pin.
28 vdd-supply:
[all …]
/Documentation/devicetree/bindings/input/
Delan,ekth6915.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Douglas Anderson <dianders@chromium.org>
14 This touchscreen controller uses the i2c-hid protocol with a reset GPIO.
17 - $ref: /schemas/input/touchscreen/touchscreen.yaml#
22 - items:
23 - enum:
24 - elan,ekth5015m
25 - const: elan,ekth6915
[all …]
/Documentation/devicetree/bindings/gnss/
Dmediatek.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Johan Hovold <johan@kernel.org>
13 Mediatek chipsets are used in GNSS-receiver modules produced by several
17 - $ref: gnss-common.yaml#
18 - $ref: /schemas/serial/serial-peripheral-props.yaml#
24 vcc-supply:
28 reset-gpios:
30 description: An optional reset line, with names such as RESET or NRESET.
[all …]
/Documentation/devicetree/bindings/net/wireless/
Dsilabs,wfx.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
4 ---
6 $schema: http://devicetree.org/meta-schemas/core.yaml#
11 - Jérôme Pouiller <jerome.pouiller@silabs.com>
16 https://www.silabs.com/documents/public/data-sheets/wf200-datasheet.pdf
25 It is recommended to declare a mmc-pwrseq on SDIO host above WFx. Without
26 it, you may encounter issues during reboot. The mmc-pwrseq should be
27 compatible with mmc-pwrseq-simple. Please consult
28 Documentation/devicetree/bindings/mmc/mmc-pwrseq-simple.yaml for more
34 - enum:
[all …]
/Documentation/devicetree/bindings/phy/
Dallwinner,suniv-f1c100s-usb-phy.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/phy/allwinner,suniv-f1c100s-usb-phy.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Chen-Yu Tsai <wens@csie.org>
11 - Maxime Ripard <mripard@kernel.org>
14 "#phy-cells":
18 const: allwinner,suniv-f1c100s-usb-phy
24 reg-names:
31 clock-names:
[all …]

12345678910>>...21