Home
last modified time | relevance | path

Searched full:routed (Results 1 – 25 of 93) sorted by relevance

1234

/Documentation/ABI/testing/
Dsysfs-class-tee6 RPMB frames can be routed to the RPMB device via the
10 "kernel" means that the frames are routed via the RPMB
12 should be assumed that RPMB frames are routed via user
Dsysfs-bus-pci-drivers-ehci_hcd10 high-speed device is plugged in, the connection is routed
12 is plugged in, the connection is routed to the companion
17 connection to be routed to the companion controller.
19 file causes connections on that port to be routed to the
/Documentation/devicetree/bindings/leds/
Dleds-bcm6328.yaml275 /* USB link/activity routed to USB LED */
282 /* INET activity routed to INET LED */
289 /* EPHY0 link routed to EPHY0 LED */
296 /* EPHY1 link routed to EPHY1 LED */
303 /* EPHY2 link routed to EPHY2 LED */
310 /* EPHY3 link routed to EPHY3 LED */
333 /* USB/INET link/activity routed to USB LED */
340 /* EPHY0/1/2/3 link routed to EPHY0 LED */
363 /* USB link/act and INET act routed to USB LED */
370 /* EPHY3 link routed to EPHY0 LED */
[all …]
/Documentation/devicetree/bindings/soc/fsl/cpm_qe/
Dfsl,cpm1-scc-qmc.yaml14 serial controller using the same TDM physical interface routed from TSA.
95 Channel assigned Tx time-slots within the Tx time-slots routed by the
101 Channel assigned Rx time-slots within the Rx time-slots routed by the
165 /* Ch16 : First 4 even TS from all routed from TSA */
174 /* Ch17 : First 4 odd TS from all routed from TSA */
183 /* Ch19 : 8 TS (TS 8..15) from all routed from TSA */
Dfsl,qe-ucc-qmc.yaml14 serial controller using the same TDM physical interface routed from TSA.
107 Channel assigned Tx time-slots within the Tx time-slots routed by the
113 Channel assigned Rx time-slots within the Rx time-slots routed by the
169 /* Ch16 : First 4 even TS from all routed from TSA */
178 /* Ch17 : First 4 odd TS from all routed from TSA */
187 /* Ch19 : 8 TS (TS 8..15) from all routed from TSA */
/Documentation/networking/devlink/
Ddevlink-trap.rst180 routed and they have a unicast destination IP and a multicast destination
185 routed and their destination IP is the loopback address (i.e., 127.0.0.0/8
190 routed and their source IP is multicast (i.e., 224.0.0.0/8 and ff::/8)
194 routed and their source IP is the loopback address (i.e., 127.0.0.0/8 and ::1/128)
198 routed and their IP header is corrupted: wrong checksum, wrong IP version
203 routed and their source IP is limited broadcast (i.e., 255.255.255.255/32)
207 be routed and their IPv6 multicast destination IP has a reserved scope
212 be routed and their IPv6 multicast destination IP has an interface-local scope
216 - Traps packets that should have been routed by the device, but were bigger
237 supposed to be routed. For example, IGMP queries can be flooded by the
[all …]
Dmlxsw.rst97 routed from a disabled router interface (RIF). This can happen during
103 routed through a disabled router interface (RIF). This can happen during
/Documentation/devicetree/bindings/pinctrl/
Dsunplus,sp7021-pinctrl.yaml43 can be routed to any pins of fully pin-mux pins.
47 routed to GPIO 10 (3 - 1 + 8 = 10).
49 routed to GPIO 11 (4 - 1 + 8 = 11).
51 be routed to GPIO 12 (5 - 1 + 8 = 12).
53 be routed to GPIO 13 (6 - 1 + 8 = 13).
57 be routed to GPIO 27 (20 - 1 + 8 = 27).
59 will be routed to GPIO 28 (21 - 1 + 9 = 28).
62 routed to any of 64 'fully pin-mux' pins.
/Documentation/devicetree/bindings/interrupt-controller/
Dinterrupts.txt13 which the interrupts are routed; see section 2 below for details.
20 interrupts are routed and contains a single phandle referring to the interrupt
116 interrupts routed to them, so that they can wakeup the SoC from suspend. These
Driscv,cpu-intc.yaml13 to the core. Every interrupt is ultimately routed through a hart's HLIC
22 the HLIC, which are routed via the platform-level interrupt controller
Dmicrochip,lan966x-oic.yaml19 routed to the PCI interrupt.
Dbrcm,bcm6345-l1-intc.txt13 peripheral IRQs to be routed to any CPU
/Documentation/devicetree/bindings/thermal/
Dti_soc_thermal.txt20 the talert signal is routed to;
23 line the tshut signal is routed to. The informed GPIO will
/Documentation/devicetree/bindings/clock/
Dlpc1850-ccu.txt22 Shall contain a list of phandles for the base clocks routed
26 Shall contain a list of names for the base clock routed
Dlpc1850-creg-clk.txt9 The 32 kHz can also be routed to other peripherals to enable low
/Documentation/devicetree/bindings/net/
Dicplus-ip101ag.txt17 interrupts are not routed outside the PHY in this mode.
/Documentation/admin-guide/media/
Dimx.rst150 containing each virtual channel that are routed to CSIs or video
153 On i.MX6 solo/dual-lite, all four virtual channel buses are routed to
157 On i.MX6 Quad, virtual channel 0 is routed to IPU1-CSI0 (after selected
159 and IPU2-CSI0, respectively, and virtual channel 3 is routed to
194 When the direct source pad is routed to the ipuX_ic_prp entity, frames
198 When the direct source pad is routed to the ipuX_vdic entity, the VDIC
204 source pad is routed to a capture device node, with a node name of the
315 routed to a capture device node, with a node name of the format
330 pad from ipuX_ic_prp, and a single source pad. The source pad is routed
427 routed as follows: vc0 to the IPU1 CSI0 mux, vc1 directly to IPU1 CSI1,
[all …]
/Documentation/devicetree/bindings/mailbox/
Dti,omap-mailbox.yaml20 output interrupt lines. An output interrupt line is routed to an interrupt
35 lines can also be routed to different processor sub-systems on DRA7xx as they
36 are routed through the Crossbar, a kind of interrupt router/multiplexer. The
39 NavSS. The interrupt lines from all these clusters are multiplexed and routed
/Documentation/devicetree/bindings/connector/
Dusb-connector.yaml377 # Micro-USB connector with HS lines routed via controller (MUIC).
387 # USB-C connector attached to CC controller (s2mm005), HS lines routed
389 # DisplayPort video lines are routed to the connector via SS mux in USB3 PHY.
464 # with SS 2:1 MUX. HS lines routed to SoC, SS lines routed to the MUX and
503 # Micro-USB connector with HS lines routed via controller (MUIC) and MHL
/Documentation/userspace-api/media/dvb/
Dnet.rst23 virtual ``dvb?_?`` network interfaces, and will be controlled/routed via
/Documentation/devicetree/bindings/misc/
Dti,j721e-esm.yaml19 simplest configuration the signals are just routed to reset the SoC.
/Documentation/devicetree/bindings/gpio/
Dgpio.txt159 For lines which are routed to on-board devices, this name should be
168 However, in the case of lines that are routed to a general purpose header
251 Some or all of the GPIOs provided by a GPIO controller may be routed to pins
296 Here, a single GPIO controller has GPIOs 0..9 routed to pin controller
297 pinctrl1's pins 20..29, and GPIOs 10..29 routed to pin controller pinctrl2's
/Documentation/devicetree/bindings/soc/aspeed/
Duart-routing.yaml25 physical serial I/O ports are routed.
/Documentation/sound/hd-audio/
Dcontrols.rst71 When this enum control is enabled, the headphone output is routed
119 When this enum control is enabled, the headphone output is routed
/Documentation/networking/
Dipvs-sysctl.rst281 realservers so that they are routed as if they originate from the
282 director. Otherwise they are routed as if they are forwarded by the
286 of a packet originating from a director is routed differently to a

1234