Home
last modified time | relevance | path

Searched full:sdhc (Results 1 – 11 of 11) sorted by relevance

/Documentation/devicetree/bindings/mmc/
Damlogic,meson-mx-sdhc.yaml4 $id: http://devicetree.org/schemas/mmc/amlogic,meson-mx-sdhc.yaml#
7 title: Amlogic Meson SDHC controller
16 The SDHC MMC host controller on Amlogic SoCs provides an eMMC and MMC
24 - amlogic,meson8-sdhc
25 - amlogic,meson8b-sdhc
26 - amlogic,meson8m2-sdhc
27 - const: amlogic,meson-mx-sdhc
60 sdhc: mmc@8e00 {
61 compatible = "amlogic,meson8-sdhc", "amlogic,meson-mx-sdhc";
Dvt8500-sdmmc.txt7 - compatible: Should be "wm,wm8505-sdhc".
15 sdhc@d800a000 {
16 compatible = "wm,wm8505-sdhc";
19 clocks = <&sdhc>;
Dmarvell,xenon-sdhci.yaml14 Each SDHC is independent and owns independent resources, such as register
17 Each SDHC should have an independent device tree node.
64 marvell,xenon-sdhc-id:
69 Indicate the corresponding bit index of current SDHC in SDHC System
71 enable/disable current SDHC.
86 entire SDHC type or property. For example, "emmc 5.1 phy" doesn't mean
87 that this Xenon SDHC only supports eMMC 5.1.
135 Xenon SDHC SoC usually doesn't provide re-tuning counter in
Dsdhci-msm.yaml141 - description: data path, sdhc to ddr
142 - description: config path, cpu to sdhc
147 - const: sdhc-ddr
148 - const: cpu-sdhc
Damlogic,meson-mx-sdio.txt4 for MMC, SD, SDIO and SDHC types of memory cards.
Dfsl-imx-esdhc.yaml161 Handle clocks for the sdhc controller.
/Documentation/devicetree/bindings/clock/
Dvt8500.txt66 sdhc: sdhc {
/Documentation/devicetree/bindings/soc/socionext/
Dsocionext,uniphier-sdctrl.yaml14 attached outside SDHC, and has some SD related functions such as
/Documentation/devicetree/bindings/interconnect/
Dinterconnect.txt68 interconnect-names = "sdhc-mem";
/Documentation/devicetree/bindings/dma/
Dfsl,imx-sdma.yaml72 - SDHC: 3
/Documentation/admin-guide/
Ddevices.txt2054 32 = /dev/sdhc 211th SCSI disk whole disk