| /Documentation/devicetree/bindings/pinctrl/ |
| D | marvell,armada-370-pinctrl.txt | 21 mpp5 5 gpo, ge0(txclkout), uart1(txd), spi1(sck), audio(mclk)
25 mpp9 9 gpo, ge0(txd3), uart1(txd), sd0(clk), audio(spdifo)
27 mpp11 11 gpio, ge0(rxd0), uart1(rxd), sd0(cmd), spi0(cs1),
37 mpp16 16 gpio, ge0(rxclk), uart1(rxd), tdm(int), audio(extclk)
42 mpp21 21 gpo, ge0(txd5), ge1(txd1), uart1(txd)
46 mpp25 25 gpio, ge0(rxerr), ge1(rxd0), uart1(rxd)
59 mpp38 38 gpio, dev(ready), uart1(cts), uart0(cts)
61 mpp40 40 gpio, dev(ad1), uart1(rts), uart0(rts)
62 mpp41 41 gpio, dev(ad2), uart1(rxd)
63 mpp42 42 gpo, dev(ad3), uart1(txd)
[all …]
|
| D | marvell,kirkwood-pinctrl.txt | 32 mpp8 8 gpio, twsi0(sda), uart0(rts), uart1(rts), ptp(clk),
34 mpp9 9 gpio, twsi(sck), uart0(cts), uart1(cts), ptp(evreq),
40 mpp13 13 gpio, sdio(cmd), uart1(txd)
41 mpp14 14 gpio, sdio(d0), uart1(rxd), mii(col)
42 mpp15 15 gpio, sdio(d1), uart0(rts), uart1(txd)
43 mpp16 16 gpio, sdio(d2), uart0(cts), uart1(rxd), mii(crs)
70 mpp8 8 gpio, twsi0(sda), uart0(rts), uart1(rts), ptp(clk),
72 mpp9 9 gpio, twsi(sck), uart0(cts), uart1(cts), ptp(evreq),
78 mpp13 13 gpio, sdio(cmd), uart1(txd)
79 mpp14 14 gpio, sdio(d0), uart1(rxd), mii(col)
[all …]
|
| D | marvell,orion-pinctrl.txt | 65 mpp16 16 uart1(rxd), ge(rxd4), gpio
66 mpp17 17 uart1(txd), ge(rxd5), gpio
67 mpp18 18 uart1(cts), ge(rxd6), gpio
68 mpp19 19 uart1(rts), ge(rxd7), gpio
90 mpp16 16 uart1(rxd), ge(rxd4)
91 mpp17 17 uart1(txd), ge(rxd5)
92 mpp18 18 uart1(cts), ge(rxd6)
93 mpp19 19 uart1(rts), ge(rxd7)
|
| D | marvell,armada-375-pinctrl.txt | 30 mpp14 14 gpio, i2c0(sda), uart1(txd)
31 mpp15 15 gpio, i2c0(sck), uart1(rxd)
42 mpp26 26 gpio, pcie0(clkreq), ge1(rxd2), sd(d2), uart1(rts)
43 mpp27 27 gpio, pcie1(clkreq), ge1(rxd3), sd(d1), uart1(cts)
56 mpp40 40 gpio, uart1(txd)
57 mpp41 41 gpio, uart1(rxd)
76 mpp60 60 gpio, uart1(txd), led(c2)
77 mpp61 61 gpio, i2c1(sda), uart1(rxd), spi1(cs2), led(p0)
|
| D | marvell,armada-98dx3236-pinctrl.txt | 25 mpp11 11 gpio, uart1(rxd), uart0(cts), dev(ad13)
26 mpp12 12 gpo, uart1(txd), uart0(rts), dev(ad14)
32 mpp18 18 gpio, uart1(txd)
33 mpp19 19 gpio, uart1(rxd), dev(rb)
|
| D | marvell,mvebu-pinctrl.txt | 28 uart1: serial@12100 {
42 pmx_uart1_sw: pmx-uart1-sw {
44 marvell,function = "uart1";
|
| D | brcm,bcm6358-pinctrl.yaml | 31 enum: [ ebi_cs, uart1, serial_led, legacy_led, led, spi_cs, utopia,
58 pinctrl_uart1: uart1-pins {
59 function = "uart1";
|
| D | mediatek,mt76x8-pinctrl.yaml | 42 spi, spi cs1, spis, sw_r, uart0, uart1, uart2, utif, wdt,
83 spi cs1, spis, uart0, uart1, uart2, wdt, wled_an,
239 enum: [uart1, uart2]
356 enum: [uart1]
370 const: uart1
374 enum: [uart1]
|
| D | mediatek,mt7621-pinctrl.yaml | 40 uart1, uart2, uart3, wdt refclk, wdt rst]
60 uart1, uart2, uart3, wdt]
200 const: uart1
204 enum: [uart1]
|
| D | marvell,dove-pinctrl.txt | 21 uart1(rts), pmu*
23 uart1(cts), lcd-spi(cs1), pmu*
47 uart1(cts), ssp(sfrm)
49 lcd-spi(mosi), uart1(cts), ssp(txd)
58 mpp_uart1 62-63 gpio, uart1
|
| D | pinctrl_spear.txt | 134 "emi", "uart1", "uart2", "uart3", "uart4", "uart5", "fsmc", "rs485_0",
138 "clcd", "emi", "fsmc", "spp", "sdhci", "i2s", "uart1", "uart1_modem",
147 "gpt0", "gpt1", "sdhci", "cf", "xd", "touchscreen", "uart1", "uart2_3",
154 "uart1", "i2s", "gmac", "i2c0", "i2c1", "cec0", "cec1", "sdhci", "cf",
|
| D | brcm,ns-pinmux.yaml | 41 enum: [ spi, i2c, pwm, uart1, mdio, uart2, sdio ]
67 enum: [ spi, i2c, pwm, uart1 ]
|
| D | xlnx,pinctrl-zynq.yaml | 116 can1, uart0, uart1, i2c0, i2c1, ttc0, ttc1, swdt0, gpio0,
188 pinctrl_uart1_default: uart1-default {
191 function = "uart1";
212 uart1 {
|
| D | brcm,bcm6368-pinctrl.yaml | 37 spi_cs5, uart1 ]
221 pinctrl_uart1: uart1-pins {
222 function = "uart1";
|
| D | img,pistachio-pinctrl.txt | 54 mfio1 spim1, spim0, uart1
55 mfio2 spim1, spim0, uart1
112 mfio59 uart1
113 mfio60 uart1
|
| D | allwinner,sun4i-a10-pinctrl.yaml | 293 uart1_pe_pins: uart1-pe-pins {
295 function = "uart1";
298 uart1_pg_pins: uart1-pg-pins {
300 function = "uart1";
|
| /Documentation/devicetree/bindings/arm/marvell/ |
| D | cp110-system-controller.txt | 93 …i2sextclk), ge0(rxd1), tdm(dtx), mss_uart(rxd), ptp(pclk_out), i2c1(sck), uart1(rxd), sata0(presen…
94 …2slrclk), ge0(rxd0), tdm(fsync), mss_uart(txd), pcie(rstoutn), i2c1(sda), uart1(txd), sata1(presen…
95 mpp4 4 gpio, dev(ad13), au(i2sbclk), ge0(rxctl), tdm(rstn), mss_uart(rxd), uart1(cts), pcie0(clkreq…
96 mpp5 5 gpio, dev(ad12), au(i2sdi), ge0(rxclk), tdm(intn), mss_uart(txd), uart1(rts), pcie1(clkreq),…
131 …), synce1(clk), mss_i2c(sda), au(i2sdo_spdifo), ptp(pclk_out), spi0(clk), uart1(txd), ge(mdio), sa…
132 …wr10), sdio(bus_pwr), mss_i2c(sck), au(i2slrclk), ptp(pulse), spi0(mosi), uart1(rxd), ge(mdc), sat…
133 …), sdio(wr_protect), synce2(clk), au(i2smclk), mss_uart(txd), spi0(miso), uart1(cts), xg(mdc), sat…
134 mpp43 43 gpio, sdio(card_detect), synce1(clk), au(i2sextclk), mss_uart(rxd), spi0(csn0), uart1(rts)…
137 mpp46 46 gpio, ge1(txd1), uart1(rts)
138 mpp47 47 gpio, ge1(txd0), spi1(clk), uart1(txd), ge(mdc)
[all …]
|
| /Documentation/devicetree/bindings/interrupt-controller/ |
| D | cirrus,clps711x-intc.txt | 24 12: UTXINT1 UART1 transmit FIFO half empty
25 13: URXINT1 UART1 receive FIFO half full
26 14: UMSINT UART1 modem status changed
|
| /Documentation/devicetree/bindings/power/reset/ |
| D | qnap-poweroff.txt | 4 supply. This microcontroller is connected to UART1 of the Kirkwood and
14 - reg: Address and length of the register set for UART1
|
| /Documentation/devicetree/bindings/serial/ |
| D | cirrus,clps711x-uart.txt | 19 serial0 = &uart1;
22 uart1: uart@80000480 {
|
| D | mvebu-uart.txt | 8 FIFO), called also UART1.
17 change will then be possible. When provided it should be UART1-clk
48 uart1: serial@12200 {
|
| D | nxp-lpc32xx-hsuart.txt | 10 uart1: serial@40014000 {
|
| /Documentation/ABI/testing/ |
| D | sysfs-driver-aspeed-uart-routing | 12 cat /sys/bus/platform/drivers/aspeed-uart-routing/\*.uart_routing/uart1
15 In this case, UART1 gets its input from IO1 (physical serial port 1).
|
| /Documentation/devicetree/bindings/net/bluetooth/ |
| D | mediatek,bluetooth.txt | 48 uart1_pins_boot: uart1-default {
55 uart1_pins_runtime: uart1-runtime {
62 uart1: serial@11003000 {
|
| /Documentation/devicetree/bindings/reset/ |
| D | zynq-reset.txt | 52 321: uart1 reset
54 323: uart1 ref reset
|