Home
last modified time | relevance | path

Searched full:wired (Results 1 – 25 of 119) sorted by relevance

12345

/Documentation/devicetree/bindings/interrupt-controller/
Dimg,pdc-intc.txt82 * An SoC peripheral that is wired through the PDC.
85 // The interrupt controller that this device is wired to.
96 * An interrupt generating device that is wired to a SysWake pin.
99 // The interrupt controller that this device is wired to.
Dmarvell,sei.txt10 AP and is wired while a second set comes from the CPs by the mean of
19 - #interrupt-cells: number of cells to define an SEI wired interrupt
Driscv,aplic.yaml14 platform level interrupt controller (APLIC) for handling wired interrupts
51 Given APLIC domain forwards wired interrupts as MSIs to a AIA incoming
62 Specifies the number of wired interrupt sources supported by this
Dopen-pic.txt81 * An interrupt generating device that is wired to an Open PIC.
89 // The interrupt controller that this device is wired to.
Dopenrisc,ompic.txt12 - interrupts : Specifies the interrupt line to which the ompic is wired.
Dmarvell,gicp.txt6 located in the Marvell CP110 to turn wired interrupts inside the CP
Dmti,cpu-interrupt-controller.yaml13 With the irq_domain in place we can describe how the 8 IRQs are wired to the
Dmarvell,mpic.yaml16 On Marvell Armada 375, 38x and 39x this controller is wired under ARM GIC.
/Documentation/devicetree/bindings/media/
Dst-rc.txt12 be present iff the rx pins are wired up.
15 be present iff the tx pins are wired up.
/Documentation/devicetree/bindings/iio/resolver/
Dadi,ad2s1210.yaml44 Note on SPI connections: The CS line on the AD2S1210 should hard-wired to
105 RES0 and RES1 pins are hard-wired to match the assigned-resolution-bits
120 This is used to indicate the selected mode if A0 and A1 are hard-wired
130 RES1 are hard-wired to match this value.
/Documentation/devicetree/bindings/spi/
Dspi-peripheral-props.yaml92 description: Several SPI memories can be wired in stacked mode.
104 description: Several SPI memories can be wired in parallel mode.
110 many busses as devices must be wired. The size of each chip should
/Documentation/devicetree/bindings/iio/adc/
Dadi,ad4000.yaml77 Describes how the ADC SDI pin is wired. A value of "sdi" indicates that
79 pin is hard-wired to logic high (VIO). "low" indicates that it is
80 hard-wired low (GND). "cs" indicates that the ADC SDI pin is connected to
Dadi,ad7944.yaml111 line is hard-wired and the state is determined by the adi,always-turbo
118 When present, this property indicates that the TURBO line is hard-wired
120 present, the TURBO line is assumed to be hard-wired and the state is
/Documentation/devicetree/bindings/display/bridge/
Dsil,sii9022.yaml41 <0> if only I2S or S/PDIF pin is wired,
42 <1> if both are wired.
/Documentation/devicetree/bindings/sound/
Dadi,adau17x1.yaml26 as wired in hardware.
Dadi,adau1701.txt7 and ADDR1, as wired in hardware.
/Documentation/hwmon/
Dw83773g.rst27 The chip is wired over I2C/SMBus and specified over a temperature
Dvia686a.rst80 in which case the sensor inputs will not be wired. This is the case of
84 not wired for hardware monitoring.
Dsmsc47m192.rst57 the motherboard has this input wired to VID4.
87 would typically be wired to the diode inside the CPU)
/Documentation/devicetree/bindings/usb/
Dusb-hcd.yaml34 description: The hard wired USB devices
/Documentation/devicetree/bindings/soc/fsl/
Dguts.txt23 is wired to reset upon setting the HRESET_REQ bit in this register).
/Documentation/ABI/testing/
Dsysfs-bus-iio-adc-envelope-detector8 of a comparator wired to an interrupt pin. Like so::
/Documentation/devicetree/bindings/leds/
Dqcom,pm8058-led.yaml17 hard-wired usecase.
/Documentation/devicetree/bindings/mfd/
Dtwl4030-power.txt23 depending on how the external oscillator is wired.
/Documentation/devicetree/bindings/net/
Dasix,ax88178.yaml13 Device tree properties for hard wired USB Ethernet devices.

12345