Searched +full:cortex +full:- +full:m3 (Results 1 – 10 of 10) sorted by relevance
| /Documentation/devicetree/bindings/remoteproc/ |
| D | wkup_m3_rproc.txt | 1 TI Wakeup M3 Remoteproc Driver 4 The TI AM33xx and AM43xx family of devices use a small Cortex M3 co-processor 5 (commonly referred to as Wakeup M3 or CM3) to help with various low power tasks 10 Wkup M3 Device Node: 12 A wkup_m3 device node is used to represent the Wakeup M3 processor instance 17 -------------------- 18 - compatible: Should be one of, 19 "ti,am3352-wkup-m3" for AM33xx SoCs 20 "ti,am4372-wkup-m3" for AM43xx SoCs 21 - reg: Should contain the address ranges for the two internal [all …]
|
| D | qcom,rpm-proc.yaml | 1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/remoteproc/qcom,rpm-proc.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Bjorn Andersson <andersson@kernel.org> 11 - Konrad Dybcio <konradybcio@kernel.org> 12 - Stephan Gerhold <stephan@gerhold.net> 17 +--------------------------------------------+ 18 | RPM subsystem (qcom,rpm-proc) | 20 reset | +---------------+ +-----+ +-----+ | [all …]
|
| D | ti,omap-remoteproc.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/remoteproc/ti,omap-remoteproc.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Suman Anna <s-anna@ti.com> 13 The OMAP family of SoCs usually have one or more slave processor sub-systems 14 that are used to offload some of the processor-intensive tasks, or to manage 17 The processor cores in the sub-system are usually behind an IOMMU, and may 18 contain additional sub-modules like Internal RAM and/or ROMs, L1 and/or L2 21 The OMAP SoCs usually have a DSP processor sub-system and/or an IPU processor [all …]
|
| /Documentation/devicetree/bindings/soc/ti/ |
| D | wkup-m3-ipc.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/soc/ti/wkup-m3-ipc.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Wakeup M3 IPC device 10 - Dave Gerlach <d-gerlach@ti.com> 11 - Drew Fustini <dfustini@baylibre.com> 14 The TI AM33xx and AM43xx family of devices use a small Cortex M3 co-processor 15 (commonly referred to as Wakeup M3 or CM3) to help with various low power tasks 17 C-states for CPU Idle. Once the wkup_m3_ipc driver uses the wkup_m3_rproc driver [all …]
|
| /Documentation/devicetree/bindings/soc/renesas/ |
| D | renesas.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Renesas SH-Mobile, R-Mobile, and R-Car Platform 10 - Geert Uytterhoeven <geert+renesas@glider.be> 17 - description: Emma Mobile EV2 19 - enum: 20 - renesas,kzm9d # Kyoto Microcomputer Co. KZM-A9-Dual 21 - const: renesas,emev2 23 - description: RZ/A1H (R7S72100) [all …]
|
| /Documentation/devicetree/bindings/mailbox/ |
| D | xgene-slimpro-mailbox.txt | 1 The APM X-Gene SLIMpro mailbox is used to communicate messages between 2 the ARM64 processors and the Cortex M3 (dubbed SLIMpro). It uses a simple 10 - compatible: Should be as "apm,xgene-slimpro-mbox". 12 - reg: Contains the mailbox register address range. 14 - interrupts: 8 interrupts must be from 0 to 7, interrupt 0 define the 18 - #mbox-cells: only one to specify the mailbox channel number. 24 compatible = "apm,xgene-slimpro-mbox"; 26 #mbox-cells = <1>;
|
| /Documentation/devicetree/bindings/arm/ |
| D | cpus.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Lorenzo Pieralisi <lorenzo.pieralisi@arm.com> 21 with updates for 32-bit and 64-bit ARM systems provided in this document. 30 - square brackets define bitfields, eg reg[7:0] value of the bitfield in 59 On 32-bit ARM v7 or later systems this property is 68 On ARM v8 64-bit systems this property is required 71 * If cpus node's #address-cells property is set to 2 79 * If cpus node's #address-cells property is set to 1 [all …]
|
| /Documentation/staging/ |
| D | remoteproc.rst | 10 of operating system, whether it's Linux or any other flavor of real-time OS. 12 OMAP4, for example, has dual Cortex-A9, dual Cortex-M3 and a C64x+ DSP. 13 In a typical configuration, the dual cortex-A9 is running Linux in a SMP 14 configuration, and each of the other three cores (two M3 cores and a DSP) 22 platform-specific remoteproc drivers only need to provide a few low-level 24 (for more information about the virtio-based rpmsg bus and its drivers, 118 name of this remote processor, platform-specific ops handlers, 154 This is called by the platform-specific rproc implementation, whenever 180 Returns 0 on success and -EINVAL if @rproc isn't valid. 190 non-remoteproc driver. This function can be called from atomic/interrupt [all …]
|
| D | rpmsg.rst | 17 flavor of real-time OS. 19 OMAP4, for example, has dual Cortex-A9, dual Cortex-M3 and a C64x+ DSP. 20 Typically, the dual cortex-A9 is running Linux in a SMP configuration, 21 and each of the other three cores (two M3 cores and a DSP) is running 25 hardware accelerators, and therefore are often used to offload CPU-intensive 28 These remote processors could also be used to control latency-sensitive 34 hardware accessible only by the remote processor, reserving kernel-controlled 37 Rpmsg is a virtio-based messaging bus that allows kernel drivers to communicate 60 a unique rpmsg local address (a 32-bit integer). This way when inbound messages 84 -ERESTARTSYS is returned. [all …]
|
| /Documentation/locking/ |
| D | hwspinlock.rst | 12 For example, OMAP4 has dual Cortex-A9, dual Cortex-M3 and a C64x+ DSP, 14 is usually running Linux and the slave processors, the M3 and the DSP, 17 A generic hwspinlock framework allows platform-independent drivers to use 22 This is necessary, for example, for Inter-processor communications: 23 on OMAP4, cpu-intensive multimedia tasks are offloaded by the host to the 24 remote M3 and/or C64x+ slave processors (by an IPC subsystem called Syslink). 26 To achieve fast message-based communications, a minimal kernel support 35 A common hwspinlock interface makes it possible to have generic, platform- 67 Retrieve the global lock id for an OF phandle-based specific lock. 72 The function returns a lock id number on success, -EPROBE_DEFER if [all …]
|