Searched +full:pwm +full:- +full:based (Results 1 – 25 of 50) sorted by relevance
12
| /Documentation/hwmon/ |
| D | tc654.rst | 13 - Chris Packham <chris.packham@alliedtelesis.co.nz>
14 - Masahiko Iwamoto <iwamoto@allied-telesis.co.jp>
17 -----------
20 The TC654 uses the 2-wire interface compatible with the SMBUS 2.0
22 one (1) PWM output which can be used for fan control.
25 -------------------
26 Ordinarily the pwm1_mode ABI is used for controlling the pwm output
27 mode. However, for this chip the output is always pwm, and the
28 pwm1_mode determines if the pwm output is controlled via the pwm1 value
32 Setting pwm1_mode to 1 will cause the pwm output to be driven based on
[all …]
|
| D | max31760.rst | 1 .. SPDX-License-Identifier: GPL-2.0-or-later
19 -----------
21 The MAX31760 integrates temperature sensing along with precision PWM fan
23 temperature of a discrete diode-connected transistor, such as a 2N3906,
27 I2C-compatible interface. Fan speed is controlled based on the temperature
28 reading as an index to a 48-byte lookup table (LUT) containing
29 user-programmed PWM values. The flexible LUT-based architecture enables
35 remote high-temperature threshold has been exceeded.
37 Temperature measurement range: from -55°C to 125°C
41 Please refer how to instantiate this driver: Documentation/i2c/instantiating-devices.rst
[all …]
|
| D | adt7462.rst | 17 -----------
27 A sophisticated control system for the PWM outputs is designed into the ADT7462
28 that allows fan speed to be adjusted automatically based on any of the three
29 temperature sensors. Each PWM output is individually adjustable and
30 programmable. Once configured, the ADT7462 will adjust the PWM outputs in
32 feature can also be disabled for manual control of the PWM's.
43 ----------------
45 The ADT7462 have a 10-bit ADC and can therefore measure temperatures
49 determining an optimal configuration for the automatic PWM control.
55 -------------------
[all …]
|
| D | adt7470.rst | 17 -----------
22 The ADT7470 uses the 2-wire interface compatible with the SMBus 2.0
24 external temperatures. It has four (4) 16-bit counters for measuring fan speed.
25 There are four (4) PWM outputs that can be used to control fan speed.
27 A sophisticated control system for the PWM outputs is designed into the ADT7470
28 that allows fan speed to be adjusted automatically based on any of the ten
29 temperature sensors. Each PWM output is individually adjustable and
30 programmable. Once configured, the ADT7470 will adjust the PWM outputs in
32 feature can also be disabled for manual control of the PWM's.
40 automatic fan pwm control to set the fan speed. The driver will not read the
[all …]
|
| D | emc2305.rst | 1 .. SPDX-License-Identifier: GPL-2.0
12 https://www.microchip.com/en-us/product/EMC2305
15 ------------
16 This driver implements support for Microchip EMC2301/2/3/5 RPM-based PWM Fan Controller.
17 The EMC2305 Fan Controller supports up to 5 independently controlled PWM fan drives.
19 The driver supports the RPM-based PWM control to keep a fan at the desired speed.
20 The driver provides the possibility to have one common PWM interface for all FANs
26 fan[1-5]_fault RO files for tachometers TACH1-TACH5 fault indication
27 fan[1-5]_input RO files for tachometers TACH1-TACH5 input (in RPM)
28 pwm[1-5] RW file for fan[1-5] target duty cycle (0..255)
|
| D | adt7475.rst | 39 - Jordan Crouse
40 - Hans de Goede
41 - Darrick J. Wong (documentation)
42 - Jean Delvare
46 -----------
56 The ADT747x uses the 2-wire interface compatible with the SMBus 2.0
58 temperatures and two (2) or more voltages. It has four (4) 16-bit counters
59 for measuring fan speed. There are three (3) PWM outputs that can be used
62 A sophisticated control system for the PWM outputs is designed into the
63 ADT747x that allows fan speed to be adjusted automatically based on any of the
[all …]
|
| D | g762.rst | 4 The GMT G762 Fan Speed PWM Controller is connected directly to a fan
5 and performs closed-loop or open-loop control of the fan speed. Two
6 modes - PWM or DC - are supported by the device.
9 http://natisbad.org/NAS/ref/GMT_EDS-762_763-080710-0.2.pdf. sysfs
10 bindings are described in Documentation/hwmon/sysfs-interface.rst.
25 set desired fan speed. This only makes sense in closed-loop
44 in closed-loop control mode, if fan RPM value is 25% out
50 speed control (open-loop) via pwm1 described below, 2 for
51 automatic fan speed control (closed-loop) via fan1_target
55 set or get fan driving mode: 1 for PWM mode, 0 for DC mode.
[all …]
|
| D | dme1737.rst | 18 Addresses scanned: none, address read from Super-I/O config space
34 Addresses scanned: none, address read from Super-I/O config space
43 -----------------
47 and PWM output control functions. Using this parameter
52 Include non-standard LPC addresses 0x162e and 0x164e
55 - VIA EPIA SN18000
59 -----------
63 and SCH5127 Super-I/O chips. These chips feature monitoring of 3 temp sensors
64 temp[1-3] (2 remote diodes and 1 internal), 8 voltages in[0-7] (7 external and
65 1 internal) and up to 6 fan speeds fan[1-6]. Additionally, the chips implement
[all …]
|
| D | nzxt-kraken3.rst | 1 .. SPDX-License-Identifier: GPL-2.0-or-later
3 Kernel driver nzxt-kraken3
20 -----------
23 Z53/Z63/Z73 and Kraken 2023 (standard and Elite) all-in-one CPU liquid coolers.
24 All models expose liquid temperature and pump speed (in RPM), as well as PWM
25 control (either as a fixed value or through a temp-PWM curve). The Z-series and
27 fan, with the same PWM control capabilities.
29 Pump and fan duty control mode can be set through pwm[1-2]_enable, where 1 is
30 for the manual control mode and 2 is for the liquid temp to PWM curve mode.
34 The temperature of the curves relates to the fixed [20-59] range, correlating to
[all …]
|
| D | nct6775.rst | 19 * Nuvoton NCT5572D/NCT6771F/NCT6772F/NCT6775F/W83677HG-I
83 * Nuvoton NCT6796D-S/NCT6799D-R
93 Guenter Roeck <linux@roeck-us.net>
96 -----------
138 The mode works for fan1-fan5.
141 ----------------
143 pwm[1-7]
144 - this file stores PWM duty cycle or DC value (fan speed) in range:
148 pwm[1-7]_enable
149 - this file controls mode of fan/temperature control:
[all …]
|
| D | vt1211.rst | 10 Addresses scanned: none, address read from Super-I/O config space
16 This driver is based on the driver for kernel 2.4 by Mark D. Studebaker and
24 -----------------
29 configuration for channels 1-5.
30 Legal values are in the range of 0-31. Bit 0 maps to
47 -----------
49 The VIA VT1211 Super-I/O chip includes complete hardware monitoring
52 implements 5 universal input channels (UCH1-5) that can be individually
60 connected to the PWM outputs of the VT1211 :-().
80 ------------------
[all …]
|
| D | asc7621.rst | 20 Andigilog has both the PECI and pre-PECI versions of the Heceta-6, as
21 Intel calls them. Heceta-6e has high frequency PWM and Heceta-6p has
23 Heceta-6e part and aSC7621 is the Heceta-6p part. They are both in
28 have used registers below 20h for vendor-specific functions in addition
29 to those in the Intel-specified vendor range.
32 The fan speed control uses this finer value to produce a "step-less" fan
33 PWM output. These two bytes are "read-locked" to guarantee that once a
34 high or low byte is read, the other byte is locked-in until after the
37 sheet says 10-bits of resolution, although you may find the lower bits
42 data sheet. Our temperature reports and fan PWM outputs are very smooth
[all …]
|
| D | lm85.rst | 79 - Philip Pokorny <ppokorny@penguincomputing.com>,
80 - Frodo Looijaard <frodol@dds.nl>,
81 - Richard Barrington <rich_b_nz@clear.net.nz>,
82 - Margit Schubert-While <margitsw@t-online.de>,
83 - Justin Thiessen <jthiessen@penguincomputing.com>
86 -----------
92 The LM85 uses the 2-wire interface compatible with the SMBUS 2.0
94 temperatures and five (5) voltages. It has four (4) 16-bit counters for
96 VID signals from the processor to the VRM. Lastly, there are three (3) PWM
110 A sophisticated control system for the PWM outputs is designed into the
[all …]
|
| D | adm1026.rst | 16 - Philip Pokorny <ppokorny@penguincomputing.com> for Penguin Computing
17 - Justin Thiessen <jthiessen@penguincomputing.com>
20 -----------------
23 List of GPIO pins (0-16) to program as inputs
26 List of GPIO pins (0-16) to program as outputs
29 List of GPIO pins (0-16) to program as inverted
32 List of GPIO pins (0-16) to program as normal/non-inverted
35 List of GPIO pins (0-7) to program as fan tachs
39 -----------
45 16 general purpose digital I/O lines, eight (8) fan speed sensors (8-bit),
[all …]
|
| D | lm93.rst | 10 Addresses scanned: I2C 0x2c-0x2e
18 Addresses scanned: I2C 0x2c-0x2e
24 - Mark M. Hoffman <mhoffman@lightlink.com>
25 - Ported to 2.6 by Eric J. Bowersox <ericb@aspsys.com>
26 - Adapted to 2.6.20 by Carsten Emde <ce@osadl.org>
27 - Modified for mainline integration by Hans J. Koch <hjk@hansjkoch.de>
30 -----------------
33 Set to non-zero to force some initializations (default is 0).
38 Configures in7 and in8 limit type, where 0 means absolute and non-zero
54 --------------------
[all …]
|
| D | it87.rst | 174 - Christophe Gauthron
175 - Jean Delvare <jdelvare@suse.de>
179 -----------------
191 Force PWM polarity to active high (DANGEROUS). Some chips are
192 misconfigured by BIOS - PWM values would be inverted. This option tries
209 Provided since there are reports that system-wide acpi_enfore_resources=lax
217 -------------------
219 All the chips supported by this driver are LPC Super-I/O chips, accessed
220 through the LPC bus (ISA-like I/O ports). The IT8712F additionally has an
228 -----------
[all …]
|
| /Documentation/devicetree/bindings/pwm/ |
| D | clk-pwm.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
3 ---
4 $id: http://devicetree.org/schemas/pwm/clk-pwm.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Clock based PWM controller
10 - Nikita Travkin <nikita@trvn.ru>
15 It's often possible to control duty-cycle of such clocks which makes them
16 suitable for generating PWM signal.
19 - $ref: pwm.yaml#
23 const: clk-pwm
[all …]
|
| D | pwm.txt | 1 Specifying PWM information for devices
4 1) PWM user nodes
5 -----------------
7 PWM users should specify a list of PWM devices that they want to use
8 with a property containing a 'pwm-list':
10 pwm-list ::= <single-pwm> [pwm-list]
11 single-pwm ::= <pwm-phandle> <pwm-specifier>
12 pwm-phandle : phandle to PWM controller node
13 pwm-specifier : array of #pwm-cells specifying the given PWM
16 PWM properties should be named "pwms". The exact meaning of each pwms
[all …]
|
| D | pwm-tiehrpwm.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/pwm/pwm-tiehrpwm.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: TI SOC EHRPWM based PWM controller
10 - Vignesh R <vigneshr@ti.com>
13 - $ref: pwm.yaml#
18 - const: ti,am3352-ehrpwm
19 - items:
20 - enum:
[all …]
|
| D | pwm-tiecap.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/pwm/pwm-tiecap.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: TI SOC ECAP based APWM controller
10 - Vignesh R <vigneshr@ti.com>
13 - $ref: pwm.yaml#
18 - const: ti,am3352-ecap
19 - items:
20 - enum:
[all …]
|
| /Documentation/devicetree/bindings/input/ |
| D | pwm-vibrator.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/input/pwm-vibrator.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: PWM vibrator
10 - Sebastian Reichel <sre@kernel.org>
13 Registers a PWM device as vibrator. It is expected, that the vibrator's
14 strength increases based on the duty cycle of the enable PWM channel
17 The binding supports an optional direction PWM channel, that can be
23 const: pwm-vibrator
[all …]
|
| /Documentation/driver-api/backlight/ |
| D | lp855x-driver.rst | 15 -----------
19 Brightness can be controlled by the pwm input or the i2c command.
28 Value: pwm based or register based
37 ------------------------
48 Platform specific PWM period value. unit is nano.
49 Only valid when brightness is pwm input mode.
68 .name = "lcd-bl",
75 2) lp8556 platform data: pwm input mode with default rom data::
|
| /Documentation/devicetree/bindings/pinctrl/ |
| D | brcm,nsp-pinmux.txt | 3 The NSP IOMUX controller supports group based mux configuration. In
7 - compatible:
8 Must be "brcm,nsp-pinmux"
10 - reg:
15 - function:
18 - groups:
22 Documentation/devicetree/bindings/pinctrl/pinctrl-bindings.txt
27 compatible = "brcm,nsp-pinmux";
32 pinctrl-names = "default";
33 pinctrl-0 = <&pwm>, <&gpio_b>, <&nand_sel>;
[all …]
|
| /Documentation/devicetree/bindings/leds/backlight/ |
| D | lp855x-backlight.yaml | 1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/leds/backlight/lp855x-backlight.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Artur Weber <aweber.kernel@gmail.com>
15 - ti,lp8550
16 - ti,lp8551
17 - ti,lp8552
18 - ti,lp8553
19 - ti,lp8555
[all …]
|
| /Documentation/devicetree/bindings/mfd/ |
| D | iqs62x.yaml | 1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Azoteq IQS620A/621/622/624/625 Multi-Function Sensors
10 - Jeff LaBundy <jeff@labundy.com>
13 The Azoteq IQS620A, IQS621, IQS622, IQS624 and IQS625 multi-function sensors
21 - azoteq,iqs620a
22 - azoteq,iqs621
23 - azoteq,iqs622
24 - azoteq,iqs624
[all …]
|
12