Searched +full:num +full:- +full:chipselects (Results 1 – 8 of 8) sorted by relevance
| /Documentation/devicetree/bindings/spi/ |
| D | spi-gpio.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/spi/spi-gpio.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: SPI-GPIO 10 - Rob Herring <robh@kernel.org> 13 This represents a group of 3-n GPIO lines used for bit-banged SPI on 17 - $ref: /schemas/spi/spi-controller.yaml# 21 const: spi-gpio 23 sck-gpios: [all …]
|
| D | fsl,dspi.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Frank Li <Frank.Li@nxp.com> 15 - enum: 16 - fsl,vf610-dspi 17 - fsl,ls1021a-v1.0-dspi 18 - fsl,ls1012a-dspi 19 - fsl,ls1028a-dspi 20 - fsl,ls1043a-dspi [all …]
|
| D | fsl-spi.txt | 4 - cell-index : QE SPI subblock index. 7 - compatible : should be "fsl,spi" or "aeroflexgaisler,spictrl". 8 - mode : the SPI operation mode, it can be "cpu" or "cpu-qe". 9 - reg : Offset and length of the register set for the device 10 - interrupts : <a b> where a is the interrupt number and b is a 15 - clock-frequency : input clock frequency to non FSL_SOC cores 18 - cs-gpios : specifies the gpio pins to be used for chipselects. 21 - fsl,spisel_boot : for the MPC8306 and MPC8309, specifies that the 24 the cs-gpios property is not present. 28 cell-index = <0>; [all …]
|
| D | ti,qspi.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Kousik Sanagavarapu <five231003@gmail.com> 13 - $ref: spi-controller.yaml# 18 - ti,am4372-qspi 19 - ti,dra7xxx-qspi 23 - description: base registers 24 - description: mapped memory 26 reg-names: [all …]
|
| /Documentation/devicetree/bindings/gpio/ |
| D | spear_spics.txt | 3 SPEAr platform provides a provision to control chipselects of ARM PL022 Prime 8 transfers without releasing their chipselects. 10 Chipselects can be controlled by software by turning them as GPIOs. SPEAr 17 * compatible: should be defined as "st,spear-spics-gpio" 19 * st-spics,peripcfg-reg: peripheral configuration register offset 20 * st-spics,sw-enable-bit: bit offset to enable sw control 21 * st-spics,cs-value-bit: bit offset to drive chipselect low or high 22 * st-spics,cs-enable-mask: chip select number bit mask 23 * st-spics,cs-enable-shift: chip select number program offset 24 * gpio-controller: Marks the device node as gpio controller [all …]
|
| /Documentation/devicetree/bindings/display/panel/ |
| D | samsung,lms397kf04.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 13 - Linus Walleij <linus.walleij@linaro.org> 16 - $ref: panel-common.yaml# 17 - $ref: /schemas/spi/spi-peripheral-props.yaml# 26 reset-gpios: true 28 vci-supply: 32 vccio-supply: 38 spi-cpha: true [all …]
|
| D | samsung,s6d27a1.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 13 - Markuss Broks <markuss.broks@gmail.com> 16 - $ref: panel-common.yaml# 17 - $ref: /schemas/spi/spi-peripheral-props.yaml# 33 reset-gpios: true 35 vci-supply: 39 vccio-supply: 45 spi-cpha: true [all …]
|
| D | samsung,lms380kf01.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 14 - Linus Walleij <linus.walleij@linaro.org> 17 - $ref: panel-common.yaml# 18 - $ref: /schemas/spi/spi-peripheral-props.yaml# 34 reset-gpios: true 36 vci-supply: 40 vccio-supply: 46 spi-cpha: true [all …]
|