• Home
  • Line#
  • Scopes#
  • Navigate#
  • Raw
  • Download
1 /*
2  * Copyright (c) 2020 HiSilicon (Shanghai) Technologies CO., LIMITED.
3  * Licensed under the Apache License, Version 2.0 (the "License");
4  * you may not use this file except in compliance with the License.
5  * You may obtain a copy of the License at
6  *
7  *     http://www.apache.org/licenses/LICENSE-2.0
8  *
9  * Unless required by applicable law or agreed to in writing, software
10  * distributed under the License is distributed on an "AS IS" BASIS,
11  * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
12  * See the License for the specific language governing permissions and
13  * limitations under the License.
14  */
15 
16 #ifndef __BOARD_CONFIG_H__
17 #define __BOARD_CONFIG_H__
18 
19 
20 #ifdef __cplusplus
21 #if __cplusplus
22 extern "C" {
23 #endif /* __cplusplus */
24 #endif /* __cplusplus */
25 
26 /* Physical memory address base and size */
27 #ifdef LOSCFG_TEE_ENABLE
28 #define DDR_MEM_ADDR            0x81000000
29 #define DDR_MEM_SIZE            0x1f000000
30 #else
31 #define DDR_MEM_ADDR            0x80000000
32 #define DDR_MEM_SIZE            0x20000000
33 #endif
34 
35 /* Peripheral register address base and size */
36 #define PERIPH_PMM_BASE         0x10000000
37 #define PERIPH_PMM_SIZE         0x10000000
38 
39 #ifdef LOSCFG_TEE_ENABLE
40 #define KERNEL_VADDR_BASE       0x41000000
41 #else
42 #define KERNEL_VADDR_BASE       0x40000000
43 #endif
44 #define KERNEL_VADDR_SIZE       DDR_MEM_SIZE
45 
46 #define SYS_MEM_BASE            DDR_MEM_ADDR
47 #define SYS_MEM_SIZE_DEFAULT    0x07f00000
48 #define SYS_MEM_END             (SYS_MEM_BASE + SYS_MEM_SIZE_DEFAULT)
49 
50 #define EXC_INTERACT_MEM_SIZE        0x100000
51 
52 #ifdef __cplusplus
53 #if __cplusplus
54 }
55 #endif /* __cplusplus */
56 #endif /* __cplusplus */
57 
58 #endif
59