Home
last modified time | relevance | path

Searched +full:0 +full:x00000044 (Results 1 – 25 of 157) sorted by relevance

1234567

/kernel/linux/linux-4.19/drivers/gpu/drm/nouveau/nvkm/subdev/fb/
Dgk104.c36 { 0x100d10, 1, 0x0000c244 },
37 { 0x100d30, 1, 0x0000c242 },
38 { 0x100d3c, 1, 0x00000242 },
39 { 0x100d48, 1, 0x00000242 },
40 { 0x100d1c, 1, 0x00000042 },
46 { 0x100c98, 1, 0x00000242 },
52 { 0x10f000, 1, 0x00000042 },
53 { 0x17e030, 1, 0x00000044 },
54 { 0x17e040, 1, 0x00000044 },
60 { 0x17ea60, 4, 0x00000044 },
/kernel/linux/linux-5.10/drivers/gpu/drm/nouveau/nvkm/subdev/fb/
Dgk104.c36 { 0x100d10, 1, 0x0000c244 },
37 { 0x100d30, 1, 0x0000c242 },
38 { 0x100d3c, 1, 0x00000242 },
39 { 0x100d48, 1, 0x00000242 },
40 { 0x100d1c, 1, 0x00000042 },
46 { 0x100c98, 1, 0x00000242 },
52 { 0x10f000, 1, 0x00000042 },
53 { 0x17e030, 1, 0x00000044 },
54 { 0x17e040, 1, 0x00000044 },
60 { 0x17ea60, 4, 0x00000044 },
/kernel/linux/linux-5.10/drivers/gpu/drm/msm/hdmi/
Dhdmi.xml.h50 HDCP_KEYS_STATE_NO_KEYS = 0,
61 DDC_WRITE = 0,
66 ACR_NONE = 0,
72 #define REG_HDMI_CTRL 0x00000000
73 #define HDMI_CTRL_ENABLE 0x00000001
74 #define HDMI_CTRL_HDMI 0x00000002
75 #define HDMI_CTRL_ENCRYPTED 0x00000004
77 #define REG_HDMI_AUDIO_PKT_CTRL1 0x00000020
78 #define HDMI_AUDIO_PKT_CTRL1_AUDIO_SAMPLE_SEND 0x00000001
80 #define REG_HDMI_ACR_PKT_CTRL 0x00000024
[all …]
/kernel/linux/linux-4.19/drivers/gpu/drm/msm/hdmi/
Dhdmi.xml.h50 HDCP_KEYS_STATE_NO_KEYS = 0,
61 DDC_WRITE = 0,
66 ACR_NONE = 0,
72 #define REG_HDMI_CTRL 0x00000000
73 #define HDMI_CTRL_ENABLE 0x00000001
74 #define HDMI_CTRL_HDMI 0x00000002
75 #define HDMI_CTRL_ENCRYPTED 0x00000004
77 #define REG_HDMI_AUDIO_PKT_CTRL1 0x00000020
78 #define HDMI_AUDIO_PKT_CTRL1_AUDIO_SAMPLE_SEND 0x00000001
80 #define REG_HDMI_ACR_PKT_CTRL 0x00000024
[all …]
/kernel/linux/linux-5.10/drivers/staging/media/rkisp1/
Drkisp1-regs.h12 #define RKISP1_CIF_ISP_CTRL_ISP_ENABLE BIT(0)
13 #define RKISP1_CIF_ISP_CTRL_ISP_MODE_RAW_PICT (0 << 1)
32 #define RKISP1_CIF_ISP_ACQ_PROP_POS_EDGE BIT(0)
35 #define RKISP1_CIF_ISP_ACQ_PROP_BAYER_PAT_RGGB (0 << 3)
40 #define RKISP1_CIF_ISP_ACQ_PROP_YCBYCR (0 << 7)
44 #define RKISP1_CIF_ISP_ACQ_PROP_FIELD_SEL_ALL (0 << 9)
47 #define RKISP1_CIF_ISP_ACQ_PROP_IN_SEL_12B (0 << 12)
54 #define RKISP1_CIF_VI_DPCL_DMA_JPEG (0 << 0)
55 #define RKISP1_CIF_VI_DPCL_MP_MUX_MRSZ_MI BIT(0)
56 #define RKISP1_CIF_VI_DPCL_MP_MUX_MRSZ_JPEG (2 << 0)
[all …]
/kernel/linux/linux-5.10/drivers/gpu/drm/msm/dp/
Ddp_reg.h10 #define REG_DP_HW_VERSION (0x00000000)
12 #define REG_DP_SW_RESET (0x00000010)
13 #define DP_SW_RESET (0x00000001)
15 #define REG_DP_PHY_CTRL (0x00000014)
16 #define DP_PHY_CTRL_SW_RESET_PLL (0x00000001)
17 #define DP_PHY_CTRL_SW_RESET (0x00000004)
19 #define REG_DP_CLK_CTRL (0x00000018)
20 #define REG_DP_CLK_ACTIVE (0x0000001C)
21 #define REG_DP_INTR_STATUS (0x00000020)
22 #define REG_DP_INTR_STATUS2 (0x00000024)
[all …]
/kernel/linux/linux-4.19/Documentation/devicetree/bindings/thermal/
Dqoriq-thermal.txt6 offset 0x0BF8.
10 0x01900102 T1040
31 reg = <0xf0000 0x1000>;
32 interrupts = <18 2 0 0>;
33 fsl,tmu-range = <0x000a0000 0x00090026 0x0008004a 0x0001006a>;
34 fsl,tmu-calibration = <0x00000000 0x00000025
35 0x00000001 0x00000028
36 0x00000002 0x0000002d
37 0x00000003 0x00000031
38 0x00000004 0x00000036
[all …]
/kernel/linux/linux-4.19/drivers/gpu/drm/msm/dsi/
Ddsi.xml.h50 NON_BURST_SYNCH_PULSE = 0,
56 VID_DST_FORMAT_RGB565 = 0,
63 SWAP_RGB = 0,
72 TRIGGER_NONE = 0,
81 CMD_DST_FORMAT_RGB111 = 0,
90 LANE_SWAP_0123 = 0,
100 #define DSI_IRQ_CMD_DMA_DONE 0x00000001
101 #define DSI_IRQ_MASK_CMD_DMA_DONE 0x00000002
102 #define DSI_IRQ_CMD_MDP_DONE 0x00000100
103 #define DSI_IRQ_MASK_CMD_MDP_DONE 0x00000200
[all …]
/kernel/linux/linux-5.10/drivers/gpu/drm/nouveau/include/nvhw/class/
Dcl006c.h27 #define NV06C_PUT (0x00000040)
29 #define NV06C_GET (0x00000044)
37 #define NV06C_OPCODE_METHOD (0x00000000)
38 #define NV06C_OPCODE_NONINC_METHOD (0x00000002)
41 #define NV06C_DATA 31:0
44 #define NV06C_OPCODE_JUMP (0x00000001)
/kernel/linux/linux-4.19/drivers/net/wireless/ath/ath9k/
Dar9330_1p2_initvals.h45 {0x0000a410, 0x000050d7, 0x000050d7, 0x000050d7, 0x000050d7},
46 {0x0000a500, 0x00022200, 0x00022200, 0x00000000, 0x00000000},
47 {0x0000a504, 0x05062002, 0x05062002, 0x04000002, 0x04000002},
48 {0x0000a508, 0x0c002e00, 0x0c002e00, 0x08000004, 0x08000004},
49 {0x0000a50c, 0x11062202, 0x11062202, 0x0d000200, 0x0d000200},
50 {0x0000a510, 0x17022e00, 0x17022e00, 0x11000202, 0x11000202},
51 {0x0000a514, 0x1d000ec2, 0x1d000ec2, 0x15000400, 0x15000400},
52 {0x0000a518, 0x25020ec0, 0x25020ec0, 0x19000402, 0x19000402},
53 {0x0000a51c, 0x2b020ec3, 0x2b020ec3, 0x1d000404, 0x1d000404},
54 {0x0000a520, 0x2f001f04, 0x2f001f04, 0x23000a00, 0x23000a00},
[all …]
Dar9330_1p1_initvals.h27 {0x00009810, 0xd00a8005, 0xd00a8005, 0xd00a8005, 0xd00a8005},
28 {0x00009820, 0x206a002e, 0x206a002e, 0x206a002e, 0x206a002e},
29 {0x00009824, 0x5ac640d0, 0x5ac640d0, 0x5ac640d0, 0x5ac640d0},
30 {0x00009828, 0x06903081, 0x06903081, 0x06903881, 0x06903881},
31 {0x0000982c, 0x05eea6d4, 0x05eea6d4, 0x05eea6d4, 0x05eea6d4},
32 {0x00009830, 0x0000059c, 0x0000059c, 0x0000059c, 0x0000059c},
33 {0x00009c00, 0x00000044, 0x00000044, 0x00000044, 0x00000044},
34 {0x00009e00, 0x0372161e, 0x0372161e, 0x037216a4, 0x037216a4},
35 {0x00009e04, 0x00202020, 0x00202020, 0x00202020, 0x00202020},
36 {0x00009e0c, 0x6c4000e2, 0x6d4000e2, 0x6d4000e2, 0x6c4000e2},
[all …]
/kernel/linux/linux-5.10/drivers/net/wireless/ath/ath9k/
Dar9330_1p2_initvals.h45 {0x0000a410, 0x000050d7, 0x000050d7, 0x000050d7, 0x000050d7},
46 {0x0000a500, 0x00022200, 0x00022200, 0x00000000, 0x00000000},
47 {0x0000a504, 0x05062002, 0x05062002, 0x04000002, 0x04000002},
48 {0x0000a508, 0x0c002e00, 0x0c002e00, 0x08000004, 0x08000004},
49 {0x0000a50c, 0x11062202, 0x11062202, 0x0d000200, 0x0d000200},
50 {0x0000a510, 0x17022e00, 0x17022e00, 0x11000202, 0x11000202},
51 {0x0000a514, 0x1d000ec2, 0x1d000ec2, 0x15000400, 0x15000400},
52 {0x0000a518, 0x25020ec0, 0x25020ec0, 0x19000402, 0x19000402},
53 {0x0000a51c, 0x2b020ec3, 0x2b020ec3, 0x1d000404, 0x1d000404},
54 {0x0000a520, 0x2f001f04, 0x2f001f04, 0x23000a00, 0x23000a00},
[all …]
Dar9330_1p1_initvals.h27 {0x00009810, 0xd00a8005, 0xd00a8005, 0xd00a8005, 0xd00a8005},
28 {0x00009820, 0x206a002e, 0x206a002e, 0x206a002e, 0x206a002e},
29 {0x00009824, 0x5ac640d0, 0x5ac640d0, 0x5ac640d0, 0x5ac640d0},
30 {0x00009828, 0x06903081, 0x06903081, 0x06903881, 0x06903881},
31 {0x0000982c, 0x05eea6d4, 0x05eea6d4, 0x05eea6d4, 0x05eea6d4},
32 {0x00009830, 0x0000059c, 0x0000059c, 0x0000059c, 0x0000059c},
33 {0x00009c00, 0x00000044, 0x00000044, 0x00000044, 0x00000044},
34 {0x00009e00, 0x0372161e, 0x0372161e, 0x037216a4, 0x037216a4},
35 {0x00009e04, 0x00202020, 0x00202020, 0x00202020, 0x00202020},
36 {0x00009e0c, 0x6c4000e2, 0x6d4000e2, 0x6d4000e2, 0x6c4000e2},
[all …]
/kernel/linux/linux-5.10/drivers/gpu/drm/tegra/
Dfalcon.h11 #define FALCON_UCLASS_METHOD_OFFSET 0x00000040
13 #define FALCON_UCLASS_METHOD_DATA 0x00000044
15 #define FALCON_IRQMSET 0x00001010
21 #define FALCON_IRQMSET_EXT(v) (((v) & 0xff) << 8)
23 #define FALCON_IRQDEST 0x0000101c
28 #define FALCON_IRQDEST_EXT(v) (((v) & 0xff) << 8)
30 #define FALCON_ITFEN 0x00001048
31 #define FALCON_ITFEN_CTXEN (1 << 0)
34 #define FALCON_IDLESTATE 0x0000104c
36 #define FALCON_CPUCTL 0x00001100
[all …]
/kernel/linux/linux-5.10/drivers/gpu/drm/msm/dsi/
Ddsi.xml.h50 NON_BURST_SYNCH_PULSE = 0,
56 VID_DST_FORMAT_RGB565 = 0,
63 SWAP_RGB = 0,
72 TRIGGER_NONE = 0,
81 CMD_DST_FORMAT_RGB111 = 0,
90 LANE_SWAP_0123 = 0,
100 #define DSI_IRQ_CMD_DMA_DONE 0x00000001
101 #define DSI_IRQ_MASK_CMD_DMA_DONE 0x00000002
102 #define DSI_IRQ_CMD_MDP_DONE 0x00000100
103 #define DSI_IRQ_MASK_CMD_MDP_DONE 0x00000200
[all …]
/kernel/linux/linux-4.19/drivers/gpu/drm/tegra/
Dfalcon.h14 #define FALCON_UCLASS_METHOD_OFFSET 0x00000040
16 #define FALCON_UCLASS_METHOD_DATA 0x00000044
18 #define FALCON_IRQMSET 0x00001010
24 #define FALCON_IRQMSET_EXT(v) (((v) & 0xff) << 8)
26 #define FALCON_IRQDEST 0x0000101c
31 #define FALCON_IRQDEST_EXT(v) (((v) & 0xff) << 8)
33 #define FALCON_ITFEN 0x00001048
34 #define FALCON_ITFEN_CTXEN (1 << 0)
37 #define FALCON_IDLESTATE 0x0000104c
39 #define FALCON_CPUCTL 0x00001100
[all …]
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/thermal/
Dqoriq-thermal.yaml16 Register (IPBRR0) at offset 0x0BF8.
20 0x01900102 T1040
78 reg = <0xf0000 0x1000>;
79 interrupts = <18 2 0 0>;
80 fsl,tmu-range = <0x000a0000 0x00090026 0x0008004a 0x0001006a>;
81 fsl,tmu-calibration = <0x00000000 0x00000025>,
82 <0x00000001 0x00000028>,
83 <0x00000002 0x0000002d>,
84 <0x00000003 0x00000031>,
85 <0x00000004 0x00000036>,
[all …]
/kernel/linux/linux-5.10/drivers/crypto/amcc/
Dcrypto4xx_reg_def.h15 #define CRYPTO4XX_DESCRIPTOR 0x00000000
16 #define CRYPTO4XX_CTRL_STAT 0x00000000
17 #define CRYPTO4XX_SOURCE 0x00000004
18 #define CRYPTO4XX_DEST 0x00000008
19 #define CRYPTO4XX_SA 0x0000000C
20 #define CRYPTO4XX_SA_LENGTH 0x00000010
21 #define CRYPTO4XX_LENGTH 0x00000014
23 #define CRYPTO4XX_PE_DMA_CFG 0x00000040
24 #define CRYPTO4XX_PE_DMA_STAT 0x00000044
25 #define CRYPTO4XX_PDR_BASE 0x00000048
[all …]
/kernel/linux/linux-5.10/include/linux/mmc/
Dsh_mmcif.h33 u8 sup_pclk; /* 1 :SH7757, 0: SH7724/SH7372 */
38 #define MMCIF_CE_CMD_SET 0x00000000
39 #define MMCIF_CE_ARG 0x00000008
40 #define MMCIF_CE_ARG_CMD12 0x0000000C
41 #define MMCIF_CE_CMD_CTRL 0x00000010
42 #define MMCIF_CE_BLOCK_SET 0x00000014
43 #define MMCIF_CE_CLK_CTRL 0x00000018
44 #define MMCIF_CE_BUF_ACC 0x0000001C
45 #define MMCIF_CE_RESP3 0x00000020
46 #define MMCIF_CE_RESP2 0x00000024
[all …]
/kernel/linux/linux-4.19/include/linux/mmc/
Dsh_mmcif.h37 u8 sup_pclk; /* 1 :SH7757, 0: SH7724/SH7372 */
42 #define MMCIF_CE_CMD_SET 0x00000000
43 #define MMCIF_CE_ARG 0x00000008
44 #define MMCIF_CE_ARG_CMD12 0x0000000C
45 #define MMCIF_CE_CMD_CTRL 0x00000010
46 #define MMCIF_CE_BLOCK_SET 0x00000014
47 #define MMCIF_CE_CLK_CTRL 0x00000018
48 #define MMCIF_CE_BUF_ACC 0x0000001C
49 #define MMCIF_CE_RESP3 0x00000020
50 #define MMCIF_CE_RESP2 0x00000024
[all …]
/kernel/linux/linux-4.19/drivers/gpu/drm/nouveau/nvkm/engine/mpeg/
Dnv50.c42 if (ret == 0) { in nv50_mpeg_cclass_bind()
44 nvkm_wo32(*pgpuobj, 0x70, 0x00801ec1); in nv50_mpeg_cclass_bind()
45 nvkm_wo32(*pgpuobj, 0x7c, 0x0000037c); in nv50_mpeg_cclass_bind()
65 u32 stat = nvkm_rd32(device, 0x00b100); in nv50_mpeg_intr()
66 u32 type = nvkm_rd32(device, 0x00b230); in nv50_mpeg_intr()
67 u32 mthd = nvkm_rd32(device, 0x00b234); in nv50_mpeg_intr()
68 u32 data = nvkm_rd32(device, 0x00b238); in nv50_mpeg_intr()
71 if (stat & 0x01000000) { in nv50_mpeg_intr()
73 if (type == 0x00000020 && mthd == 0x0000) { in nv50_mpeg_intr()
74 nvkm_wr32(device, 0x00b308, 0x00000100); in nv50_mpeg_intr()
[all …]
/kernel/linux/linux-5.10/drivers/gpu/drm/nouveau/nvkm/engine/mpeg/
Dnv50.c42 if (ret == 0) { in nv50_mpeg_cclass_bind()
44 nvkm_wo32(*pgpuobj, 0x70, 0x00801ec1); in nv50_mpeg_cclass_bind()
45 nvkm_wo32(*pgpuobj, 0x7c, 0x0000037c); in nv50_mpeg_cclass_bind()
65 u32 stat = nvkm_rd32(device, 0x00b100); in nv50_mpeg_intr()
66 u32 type = nvkm_rd32(device, 0x00b230); in nv50_mpeg_intr()
67 u32 mthd = nvkm_rd32(device, 0x00b234); in nv50_mpeg_intr()
68 u32 data = nvkm_rd32(device, 0x00b238); in nv50_mpeg_intr()
71 if (stat & 0x01000000) { in nv50_mpeg_intr()
73 if (type == 0x00000020 && mthd == 0x0000) { in nv50_mpeg_intr()
74 nvkm_wr32(device, 0x00b308, 0x00000100); in nv50_mpeg_intr()
[all …]
/kernel/linux/linux-4.19/drivers/gpu/drm/i915/
Di915_oa_hsw.c35 { _MMIO(0x2724), 0x00800000 },
36 { _MMIO(0x2720), 0x00000000 },
37 { _MMIO(0x2714), 0x00800000 },
38 { _MMIO(0x2710), 0x00000000 },
45 { _MMIO(0x9840), 0x00000080 },
46 { _MMIO(0x253a4), 0x01600000 },
47 { _MMIO(0x25440), 0x00100000 },
48 { _MMIO(0x25128), 0x00000000 },
49 { _MMIO(0x2691c), 0x00000800 },
50 { _MMIO(0x26aa0), 0x01500000 },
[all …]
/kernel/linux/linux-4.19/drivers/crypto/amcc/
Dcrypto4xx_reg_def.h24 #define CRYPTO4XX_DESCRIPTOR 0x00000000
25 #define CRYPTO4XX_CTRL_STAT 0x00000000
26 #define CRYPTO4XX_SOURCE 0x00000004
27 #define CRYPTO4XX_DEST 0x00000008
28 #define CRYPTO4XX_SA 0x0000000C
29 #define CRYPTO4XX_SA_LENGTH 0x00000010
30 #define CRYPTO4XX_LENGTH 0x00000014
32 #define CRYPTO4XX_PE_DMA_CFG 0x00000040
33 #define CRYPTO4XX_PE_DMA_STAT 0x00000044
34 #define CRYPTO4XX_PDR_BASE 0x00000048
[all …]
/kernel/linux/linux-4.19/drivers/video/fbdev/mbx/
Dregs.h9 /* System Configuration Registers (0x0000_0000 0x0000_0010) */
10 #define SYSCFG __REG_2700G(0x00000000)
11 #define PFBASE __REG_2700G(0x00000004)
12 #define PFCEIL __REG_2700G(0x00000008)
13 #define POLLFLAG __REG_2700G(0x0000000c)
14 #define SYSRST __REG_2700G(0x00000010)
16 /* Interrupt Control Registers (0x0000_0014 0x0000_002F) */
17 #define NINTPW __REG_2700G(0x00000014)
18 #define MINTENABLE __REG_2700G(0x00000018)
19 #define MINTSTAT __REG_2700G(0x0000001c)
[all …]

1234567