Home
last modified time | relevance | path

Searched +full:0 +full:xdc000 (Results 1 – 25 of 30) sorted by relevance

12

/kernel/linux/linux-5.10/drivers/mtd/maps/
Dsbc_gxx.c15 16 KiB memory window at 0xdc000-0xdffff
19 0x258
20 bit 0-7: address bit 14-21
21 0x259
22 bit 0-1: address bit 22-23
23 bit 7: 0 - reset/powered down
48 #define WINDOW_START 0xdc000
56 #define PAGE_IO 0x258
59 /* bit 7 of 0x259 must be 1 to enable device. */
60 #define DEVICE_ENABLE 0x8000
[all …]
/kernel/linux/linux-4.19/drivers/mtd/maps/
Dsbc_gxx.c27 16 KiB memory window at 0xdc000-0xdffff
31 0x258
32 bit 0-7: address bit 14-21
33 0x259
34 bit 0-1: address bit 22-23
35 bit 7: 0 - reset/powered down
60 #define WINDOW_START 0xdc000
68 #define PAGE_IO 0x258
71 /* bit 7 of 0x259 must be 1 to enable device. */
72 #define DEVICE_ENABLE 0x8000
[all …]
/kernel/linux/linux-4.19/Documentation/devicetree/bindings/mmc/
Dsdhci-pxa.txt31 reg = <0xd4280800 0x800>;
43 reg = <0xd8000 0x1000>,
44 <0xdc000 0x100>;
45 <0x18454 0x4>;
46 interrupts = <0 25 0x4>;
49 mrvl,clk-delay-cycles = <0x1F>;
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/mmc/
Dsdhci-pxa.yaml83 reg = <0xd4280800 0x800>;
95 reg = <0xd8000 0x1000>,
96 <0xdc000 0x100>,
97 <0x18454 0x4>;
98 interrupts = <0 25 0x4>;
101 mrvl,clk-delay-cycles = <0x1F>;
/kernel/linux/linux-4.19/Documentation/networking/
Dgeneric-hdlc.txt108 insmod n2 hw=0x300,10,0xD0000,01
113 insmod c101 hw=9,0xdc000
/kernel/linux/linux-5.10/Documentation/networking/
Dgeneric-hdlc.rst140 insmod n2 hw=0x300,10,0xD0000,01
148 insmod c101 hw=9,0xdc000
/kernel/linux/linux-4.19/arch/arm/mach-imx/
Dmx35.h8 #define MX35_IRAM_BASE_ADDR 0x10000000 /* internal ram */
11 #define MX35_L2CC_BASE_ADDR 0x30000000
14 #define MX35_AIPS1_BASE_ADDR 0x43f00000
16 #define MX35_MAX_BASE_ADDR (MX35_AIPS1_BASE_ADDR + 0x04000)
17 #define MX35_EVTMON_BASE_ADDR (MX35_AIPS1_BASE_ADDR + 0x08000)
18 #define MX35_CLKCTL_BASE_ADDR (MX35_AIPS1_BASE_ADDR + 0x0c000)
19 #define MX35_ETB_SLOT4_BASE_ADDR (MX35_AIPS1_BASE_ADDR + 0x10000)
20 #define MX35_ETB_SLOT5_BASE_ADDR (MX35_AIPS1_BASE_ADDR + 0x14000)
21 #define MX35_ECT_CTIO_BASE_ADDR (MX35_AIPS1_BASE_ADDR + 0x18000)
22 #define MX35_I2C1_BASE_ADDR (MX35_AIPS1_BASE_ADDR + 0x80000)
[all …]
Dmx3x.h40 #define MX3x_L2CC_BASE_ADDR 0x30000000
46 #define MX3x_AIPS1_BASE_ADDR 0x43f00000
48 #define MX3x_MAX_BASE_ADDR (MX3x_AIPS1_BASE_ADDR + 0x04000)
49 #define MX3x_EVTMON_BASE_ADDR (MX3x_AIPS1_BASE_ADDR + 0x08000)
50 #define MX3x_CLKCTL_BASE_ADDR (MX3x_AIPS1_BASE_ADDR + 0x0c000)
51 #define MX3x_ETB_SLOT4_BASE_ADDR (MX3x_AIPS1_BASE_ADDR + 0x10000)
52 #define MX3x_ETB_SLOT5_BASE_ADDR (MX3x_AIPS1_BASE_ADDR + 0x14000)
53 #define MX3x_ECT_CTIO_BASE_ADDR (MX3x_AIPS1_BASE_ADDR + 0x18000)
54 #define MX3x_I2C_BASE_ADDR (MX3x_AIPS1_BASE_ADDR + 0x80000)
55 #define MX3x_I2C3_BASE_ADDR (MX3x_AIPS1_BASE_ADDR + 0x84000)
[all …]
Dmx31.h8 #define MX31_IRAM_BASE_ADDR 0x1ffc0000 /* internal ram */
11 #define MX31_L2CC_BASE_ADDR 0x30000000
14 #define MX31_AIPS1_BASE_ADDR 0x43f00000
16 #define MX31_MAX_BASE_ADDR (MX31_AIPS1_BASE_ADDR + 0x04000)
17 #define MX31_EVTMON_BASE_ADDR (MX31_AIPS1_BASE_ADDR + 0x08000)
18 #define MX31_CLKCTL_BASE_ADDR (MX31_AIPS1_BASE_ADDR + 0x0c000)
19 #define MX31_ETB_SLOT4_BASE_ADDR (MX31_AIPS1_BASE_ADDR + 0x10000)
20 #define MX31_ETB_SLOT5_BASE_ADDR (MX31_AIPS1_BASE_ADDR + 0x14000)
21 #define MX31_ECT_CTIO_BASE_ADDR (MX31_AIPS1_BASE_ADDR + 0x18000)
22 #define MX31_I2C1_BASE_ADDR (MX31_AIPS1_BASE_ADDR + 0x80000)
[all …]
/kernel/linux/linux-5.10/arch/arm/mach-imx/
Dmx3x.h36 #define MX3x_L2CC_BASE_ADDR 0x30000000
42 #define MX3x_AIPS1_BASE_ADDR 0x43f00000
44 #define MX3x_MAX_BASE_ADDR (MX3x_AIPS1_BASE_ADDR + 0x04000)
45 #define MX3x_EVTMON_BASE_ADDR (MX3x_AIPS1_BASE_ADDR + 0x08000)
46 #define MX3x_CLKCTL_BASE_ADDR (MX3x_AIPS1_BASE_ADDR + 0x0c000)
47 #define MX3x_ETB_SLOT4_BASE_ADDR (MX3x_AIPS1_BASE_ADDR + 0x10000)
48 #define MX3x_ETB_SLOT5_BASE_ADDR (MX3x_AIPS1_BASE_ADDR + 0x14000)
49 #define MX3x_ECT_CTIO_BASE_ADDR (MX3x_AIPS1_BASE_ADDR + 0x18000)
50 #define MX3x_I2C_BASE_ADDR (MX3x_AIPS1_BASE_ADDR + 0x80000)
51 #define MX3x_I2C3_BASE_ADDR (MX3x_AIPS1_BASE_ADDR + 0x84000)
[all …]
/kernel/linux/linux-5.10/drivers/net/wireless/realtek/rtlwifi/rtl8723ae/
Dhal_bt_coexist.c86 u8 bt_rssi_state = 0; in rtl8723e_dm_bt_check_coex_rssi_state1()
213 long undecoratedsmoothed_pwdb = 0; in rtl8723e_dm_bt_check_coex_rssi_state()
214 u8 bt_rssi_state = 0; in rtl8723e_dm_bt_check_coex_rssi_state()
336 long undecoratedsmoothed_pwdb = 0; in rtl8723e_dm_bt_get_rx_ss()
356 u8 h2c_parameter[3] = {0}; in rtl8723e_dm_bt_balance()
361 h2c_parameter[0] = ms0; in rtl8723e_dm_bt_balance()
364 h2c_parameter[2] = 0; in rtl8723e_dm_bt_balance()
365 h2c_parameter[1] = 0; in rtl8723e_dm_bt_balance()
366 h2c_parameter[0] = 0; in rtl8723e_dm_bt_balance()
371 "[DM][BT], Balance=[%s:%dms:%dms], write 0xc=0x%x\n", in rtl8723e_dm_bt_balance()
[all …]
/kernel/linux/linux-4.19/drivers/net/wireless/realtek/rtlwifi/rtl8723ae/
Dhal_bt_coexist.c108 u8 bt_rssi_state = 0; in rtl8723e_dm_bt_check_coex_rssi_state1()
235 long undecoratedsmoothed_pwdb = 0; in rtl8723e_dm_bt_check_coex_rssi_state()
236 u8 bt_rssi_state = 0; in rtl8723e_dm_bt_check_coex_rssi_state()
358 long undecoratedsmoothed_pwdb = 0; in rtl8723e_dm_bt_get_rx_ss()
378 u8 h2c_parameter[3] = {0}; in rtl8723e_dm_bt_balance()
383 h2c_parameter[0] = ms0; in rtl8723e_dm_bt_balance()
386 h2c_parameter[2] = 0; in rtl8723e_dm_bt_balance()
387 h2c_parameter[1] = 0; in rtl8723e_dm_bt_balance()
388 h2c_parameter[0] = 0; in rtl8723e_dm_bt_balance()
393 "[DM][BT], Balance=[%s:%dms:%dms], write 0xc=0x%x\n", in rtl8723e_dm_bt_balance()
[all …]
/kernel/linux/linux-4.19/arch/arm/boot/dts/
Darmada-39x.dtsi31 #size-cells = <0>;
34 cpu@0 {
37 reg = <0>;
58 pcie-mem-aperture = <0xe0000000 0x8000000>;
59 pcie-io-aperture = <0xe8000000 0x100000>;
63 reg = <MBUS_ID(0x01, 0x1d) 0 0x200000>;
70 ranges = <0 MBUS_ID(0xf0, 0x01) 0 0x100000>;
74 reg = <0x8000 0x1000>;
77 arm,double-linefill-incr = <0>;
78 arm,double-linefill-wrap = <0>;
[all …]
Darmada-38x.dtsi40 pcie-mem-aperture = <0xe0000000 0x8000000>;
41 pcie-io-aperture = <0xe8000000 0x100000>;
45 reg = <MBUS_ID(0x01, 0x1d) 0 0x200000>;
50 reg = <MBUS_ID(0xf0, 0x01) 0x10400 0x8>;
51 ranges = <0 MBUS_ID(0x01, 0x2f) 0 0xffffffff>;
54 clocks = <&coreclk 0>;
60 reg = <MBUS_ID(0xf0, 0x01) 0x10408 0x8>;
61 ranges = <0 MBUS_ID(0x01, 0x3e) 0 0xffffffff>;
64 clocks = <&coreclk 0>;
70 reg = <MBUS_ID(0xf0, 0x01) 0x10410 0x8>;
[all …]
/kernel/linux/linux-5.10/arch/arm/boot/dts/
Darmada-39x.dtsi32 #size-cells = <0>;
35 cpu@0 {
38 reg = <0>;
59 pcie-mem-aperture = <0xe0000000 0x8000000>;
60 pcie-io-aperture = <0xe8000000 0x100000>;
64 reg = <MBUS_ID(0x01, 0x1d) 0 0x200000>;
71 ranges = <0 MBUS_ID(0xf0, 0x01) 0 0x100000>;
75 reg = <0x8000 0x1000>;
78 arm,double-linefill-incr = <0>;
79 arm,double-linefill-wrap = <0>;
[all …]
Darmada-38x.dtsi42 pcie-mem-aperture = <0xe0000000 0x8000000>;
43 pcie-io-aperture = <0xe8000000 0x100000>;
47 reg = <MBUS_ID(0x01, 0x1d) 0 0x200000>;
52 reg = <MBUS_ID(0xf0, 0x01) 0x10400 0x8>;
53 ranges = <0 MBUS_ID(0x01, 0x2f) 0 0xffffffff>;
56 clocks = <&coreclk 0>;
62 reg = <MBUS_ID(0xf0, 0x01) 0x10408 0x8>;
63 ranges = <0 MBUS_ID(0x01, 0x3e) 0 0xffffffff>;
66 clocks = <&coreclk 0>;
72 reg = <MBUS_ID(0xf0, 0x01) 0x10410 0x8>;
[all …]
/kernel/linux/linux-5.10/drivers/net/wan/
Dsdla.c59 static unsigned int valid_port[] = { 0x250, 0x270, 0x280, 0x300, 0x350, 0x360, 0x380, 0x390};
62 0xA0000, 0xA2000, 0xA4000, 0xA6000, 0xA8000, 0xAA000, 0xAC000, 0xAE000,
630xB0000, 0xB2000, 0xB4000, 0xB6000, 0xB8000, 0xBA000, 0xBC000, 0xBE000,
640xC0000, 0xC2000, 0xC4000, 0xC6000, 0xC8000, 0xCA000, 0xCC000, 0xCE000,
650xD0000, 0xD2000, 0xD4000, 0xD6000, 0xD8000, 0xDA000, 0xDC000, 0xDE000,
660xE0000, 0xE2000, 0xE4000, 0xE6000, 0xE8000, 0xEA000, 0xEC000, 0xEE000};
76 #define SDLA_WINDOW(dev,addr) outb((((addr) >> 13) & 0x1F), (dev)->base_addr + SDLA_REG_Z80_WINDOW)
149 addr = 0; in sdla_clear()
157 memset(base, 0, bytes); in sdla_clear()
222 outb(0x00, dev->base_addr + SDLA_REG_CONTROL); in sdla_start()
[all …]
/kernel/linux/linux-4.19/drivers/scsi/qla2xxx/
Dqla_fw.h13 #define MBS_CHECKSUM_ERROR 0x4010
14 #define MBS_INVALID_PRODUCT_KEY 0x4020
51 #define PDS_PLOGI_PENDING 0x03
52 #define PDS_PLOGI_COMPLETE 0x04
53 #define PDS_PRLI_PENDING 0x05
54 #define PDS_PRLI_COMPLETE 0x06
55 #define PDS_PORT_UNAVAILABLE 0x07
56 #define PDS_PRLO_PENDING 0x09
57 #define PDS_LOGO_PENDING 0x11
58 #define PDS_PRLI2_PENDING 0x12
[all …]
/kernel/linux/linux-4.19/drivers/net/wan/
Dsdla.c63 static unsigned int valid_port[] = { 0x250, 0x270, 0x280, 0x300, 0x350, 0x360, 0x380, 0x390};
66 0xA0000, 0xA2000, 0xA4000, 0xA6000, 0xA8000, 0xAA000, 0xAC000, 0xAE000,
670xB0000, 0xB2000, 0xB4000, 0xB6000, 0xB8000, 0xBA000, 0xBC000, 0xBE000,
680xC0000, 0xC2000, 0xC4000, 0xC6000, 0xC8000, 0xCA000, 0xCC000, 0xCE000,
690xD0000, 0xD2000, 0xD4000, 0xD6000, 0xD8000, 0xDA000, 0xDC000, 0xDE000,
700xE0000, 0xE2000, 0xE4000, 0xE6000, 0xE8000, 0xEA000, 0xEC000, 0xEE000};
80 #define SDLA_WINDOW(dev,addr) outb((((addr) >> 13) & 0x1F), (dev)->base_addr + SDLA_REG_Z80_WINDOW)
153 addr = 0; in sdla_clear()
161 memset(base, 0, bytes); in sdla_clear()
226 outb(0x00, dev->base_addr + SDLA_REG_CONTROL); in sdla_start()
[all …]
/kernel/linux/linux-5.10/drivers/mtd/nand/raw/
Ddiskonchip.c37 #define CONFIG_MTD_NAND_DISKONCHIP_PROBE_ADDRESS 0
43 0xfffc8000, 0xfffca000, 0xfffcc000, 0xfffce000,
44 0xfffd0000, 0xfffd2000, 0xfffd4000, 0xfffd6000,
45 0xfffd8000, 0xfffda000, 0xfffdc000, 0xfffde000,
46 0xfffe0000, 0xfffe2000, 0xfffe4000, 0xfffe6000,
47 0xfffe8000, 0xfffea000, 0xfffec000, 0xfffee000,
49 0xc8000, 0xca000, 0xcc000, 0xce000,
50 0xd0000, 0xd2000, 0xd4000, 0xd6000,
51 0xd8000, 0xda000, 0xdc000, 0xde000,
52 0xe0000, 0xe2000, 0xe4000, 0xe6000,
[all …]
/kernel/linux/linux-5.10/drivers/scsi/qla2xxx/
Dqla_fw.h14 #define MBS_CHECKSUM_ERROR 0x4010
15 #define MBS_INVALID_PRODUCT_KEY 0x4020
55 #define PDS_PLOGI_PENDING 0x03
56 #define PDS_PLOGI_COMPLETE 0x04
57 #define PDS_PRLI_PENDING 0x05
58 #define PDS_PRLI_COMPLETE 0x06
59 #define PDS_PORT_UNAVAILABLE 0x07
60 #define PDS_PRLO_PENDING 0x09
61 #define PDS_LOGO_PENDING 0x11
62 #define PDS_PRLI2_PENDING 0x12
[all …]
/kernel/linux/linux-4.19/drivers/mtd/nand/raw/
Ddiskonchip.c36 #define CONFIG_MTD_NAND_DISKONCHIP_PROBE_ADDRESS 0
42 0xfffc8000, 0xfffca000, 0xfffcc000, 0xfffce000,
43 0xfffd0000, 0xfffd2000, 0xfffd4000, 0xfffd6000,
44 0xfffd8000, 0xfffda000, 0xfffdc000, 0xfffde000,
45 0xfffe0000, 0xfffe2000, 0xfffe4000, 0xfffe6000,
46 0xfffe8000, 0xfffea000, 0xfffec000, 0xfffee000,
48 0xc8000, 0xca000, 0xcc000, 0xce000,
49 0xd0000, 0xd2000, 0xd4000, 0xd6000,
50 0xd8000, 0xda000, 0xdc000, 0xde000,
51 0xe0000, 0xe2000, 0xe4000, 0xe6000,
[all …]
/kernel/linux/linux-4.19/drivers/scsi/
Daha152x.c289 (cmd) ? ((cmd)->device->id & 0x0f) : -1, \
290 (cmd) ? ((u8)(cmd)->device->lun & 0x07) : -1
301 #define IRQ_MIN 0
313 not_issued = 0x0001, /* command not yet issued */
314 selecting = 0x0002, /* target is being selected */
315 identified = 0x0004, /* IDENTIFY was sent */
316 disconnected = 0x0008, /* target disconnected */
317 completed = 0x0010, /* target sent COMMAND COMPLETE */
318 aborted = 0x0020, /* ABORT was sent */
319 resetted = 0x0040, /* BUS DEVICE RESET was sent */
[all …]
/kernel/linux/linux-5.10/drivers/scsi/
Daha152x.c278 (cmd) ? ((cmd)->device->id & 0x0f) : -1, \
279 (cmd) ? ((u8)(cmd)->device->lun & 0x07) : -1
290 #define IRQ_MIN 0
302 not_issued = 0x0001, /* command not yet issued */
303 selecting = 0x0002, /* target is being selected */
304 identified = 0x0004, /* IDENTIFY was sent */
305 disconnected = 0x0008, /* target disconnected */
306 completed = 0x0010, /* target sent COMMAND COMPLETE */
307 aborted = 0x0020, /* ABORT was sent */
308 resetted = 0x0040, /* BUS DEVICE RESET was sent */
[all …]
/kernel/linux/linux-5.10/drivers/net/wireless/mediatek/mt76/mt7615/
Dmcu.c39 #define FW_START_OVERRIDE BIT(0)
65 #define MT7615_PATCH_ADDRESS 0x80000
66 #define MT7622_PATCH_ADDRESS 0x9c000
67 #define MT7663_PATCH_ADDRESS 0xdc000
74 #define FW_FEATURE_SET_ENCRYPT BIT(0)
77 #define DL_MODE_ENCRYPT BIT(0)
84 #define FW_START_OVERRIDE BIT(0)
97 seq = ++dev->mt76.mcu.msg_seq & 0xf; in mt7615_mcu_fill_msg()
99 seq = ++dev->mt76.mcu.msg_seq & 0xf; in mt7615_mcu_fill_msg()
117 txd[0] = cpu_to_le32(val); in mt7615_mcu_fill_msg()
[all …]

12