| /kernel/linux/linux-4.19/Documentation/devicetree/bindings/arm/tegra/ |
| D | nvidia,tegra20-pmc.txt | 7 modes. It provides power-gating controllers for SoC and CPU power-islands.
10 - name : Should be pmc
11 - compatible : Should contain one of the following:
12 For Tegra20 must contain "nvidia,tegra20-pmc".
13 For Tegra30 must contain "nvidia,tegra30-pmc".
14 For Tegra114 must contain "nvidia,tegra114-pmc"
15 For Tegra124 must contain "nvidia,tegra124-pmc"
16 For Tegra132 must contain "nvidia,tegra124-pmc"
17 For Tegra210 must contain "nvidia,tegra210-pmc"
18 - reg : Offset and length of the register set for the device
[all …]
|
| /kernel/linux/linux-5.10/Documentation/devicetree/bindings/arm/tegra/ |
| D | nvidia,tegra20-pmc.yaml | 1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/arm/tegra/nvidia,tegra20-pmc.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Thierry Reding <thierry.reding@gmail.com>
11 - Jonathan Hunter <jonathanh@nvidia.com>
16 - nvidia,tegra20-pmc
17 - nvidia,tegra20-pmc
18 - nvidia,tegra30-pmc
19 - nvidia,tegra114-pmc
[all …]
|
| /kernel/liteos_m/targets/riscv_nuclei_gd32vf103_soc_gcc/SoC/gd32vf103/Common/Source/ |
| D | system_gd32vf103.c | 9 * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
12 * SPDX-License-Identifier: Apache-2.0
18 * www.apache.org/licenses/LICENSE-2.0
31 /*----------------------------------------------------------------------------
33 *----------------------------------------------------------------------------*/
45 * - A device-specific system configuration function, \ref SystemInit().
46 * - A global variable that contains the system frequency, \ref SystemCoreClock.
48 * The file configures the device and, typically, initializes the oscillator (PLL) that is part
53 …* used throughout the whole system initialization and runtime to calculate frequency/time related …
64 /*----------------------------------------------------------------------------
[all …]
|
| /kernel/linux/linux-5.10/kernel/time/ |
| D | ntp.c | 1 // SPDX-License-Identifier: GPL-2.0
5 * This code was mainly moved from kernel/timer.c and kernel/time.c
16 #include <linux/time.h>
49 * phase-lock loop variables
62 /* time adjustment (nsecs): */
65 /* pll time constant: */
77 /* time at last adjustment (secs): */
82 /* constant (boot-param configurable) NTP tick adjustment (upscaled) */
91 * The following variables are used when a pulse-per-second (PPS) signal
123 * Otherwise, reduce the offset by a fixed factor times the time constant.
[all …]
|
| /kernel/linux/linux-4.19/kernel/time/ |
| D | ntp.c | 1 // SPDX-License-Identifier: GPL-2.0
5 * This code was mainly moved from kernel/timer.c and kernel/time.c
16 #include <linux/time.h>
49 * phase-lock loop variables
62 /* time adjustment (nsecs): */
65 /* pll time constant: */
77 /* time at last adjustment (secs): */
82 /* constant (boot-param configurable) NTP tick adjustment (upscaled) */
91 * The following variables are used when a pulse-per-second (PPS) signal
123 * Otherwise, reduce the offset by a fixed factor times the time constant.
[all …]
|
| /kernel/linux/linux-5.10/Documentation/admin-guide/media/ |
| D | bttv.rst | 1 .. SPDX-License-Identifier: GPL-2.0
8 ----------------------
12 ./scripts/config -e PCI
13 ./scripts/config -m I2C
14 ./scripts/config -m INPUT
15 ./scripts/config -m MEDIA_SUPPORT
16 ./scripts/config -e MEDIA_PCI_SUPPORT
17 ./scripts/config -e MEDIA_ANALOG_TV_SUPPORT
18 ./scripts/config -e MEDIA_DIGITAL_TV_SUPPORT
19 ./scripts/config -e MEDIA_RADIO_SUPPORT
[all …]
|
| /kernel/linux/linux-5.10/Documentation/networking/dsa/ |
| D | sja1105.rst | 10 - SJA1105E: First generation, no TTEthernet
11 - SJA1105T: First generation, TTEthernet
12 - SJA1105P: Second generation, no TTEthernet, no SGMII
13 - SJA1105Q: Second generation, TTEthernet, no SGMII
14 - SJA1105R: Second generation, no TTEthernet, SGMII
15 - SJA1105S: Second generation, TTEthernet, SGMII
17 These are SPI-managed automotive switches, with all ports being gigabit
21 set-and-forget use, with minimal dynamic interaction at runtime. They
56 Also the configuration is write-only (software cannot read it back from the
59 The driver creates a static configuration at probe time, and keeps it at
[all …]
|
| /kernel/linux/linux-4.19/Documentation/media/v4l-drivers/ |
| D | bttv.rst | 5 ----------------------
9 .. code-block:: none
19 -----------------------------
32 .. code-block:: none
34 options i2c-algo-bit bit_test=1
37 hcwamc.rbf. The file is in the pvr45xxx.exe archive (self-extracting
43 audio work, you should read the Sound-FAQ.
47 -------------------
52 .. code-block:: none
57 Memory at e2000000 (32-bit, prefetchable) [size=4K]
[all …]
|
| /kernel/linux/linux-4.19/drivers/misc/cardreader/ |
| D | rtsx_pcr.c | 1 /* Driver for Realtek PCI-Express card reader
3 * Copyright(c) 2009-2013 Realtek Semiconductor Corp. All rights reserved.
25 #include <linux/dma-mapping.h>
73 rtsx_pci_update_cfg_byte(pcr, pcr->pcie_cap + PCI_EXP_LNKCTL, in rtsx_pci_enable_aspm()
74 0xFC, pcr->aspm_en); in rtsx_pci_enable_aspm()
79 rtsx_pci_update_cfg_byte(pcr, pcr->pcie_cap + PCI_EXP_LNKCTL, in rtsx_pci_disable_aspm()
101 if (pcr->ops->set_ltr_latency) in rtsx_set_ltr_latency()
102 return pcr->ops->set_ltr_latency(pcr, latency); in rtsx_set_ltr_latency()
109 struct rtsx_cr_option *option = &pcr->option; in rtsx_comm_set_aspm()
111 if (pcr->aspm_enabled == enable) in rtsx_comm_set_aspm()
[all …]
|
| /kernel/linux/linux-5.10/drivers/misc/cardreader/ |
| D | rtsx_pcr.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later
2 /* Driver for Realtek PCI-Express card reader
4 * Copyright(c) 2009-2013 Realtek Semiconductor Corp. All rights reserved.
13 #include <linux/dma-mapping.h>
62 pcie_capability_clear_and_set_word(pcr->pci, PCI_EXP_LNKCTL, in rtsx_pci_disable_aspm()
89 if (pcr->aspm_enabled == enable) in rtsx_comm_set_aspm()
92 pcie_capability_clear_and_set_word(pcr->pci, PCI_EXP_LNKCTL, in rtsx_comm_set_aspm()
94 enable ? pcr->aspm_en : 0); in rtsx_comm_set_aspm()
96 pcr->aspm_enabled = enable; in rtsx_comm_set_aspm()
101 if (pcr->ops->set_aspm) in rtsx_disable_aspm()
[all …]
|
| /kernel/linux/linux-4.19/drivers/net/ethernet/dec/tulip/ |
| D | de4x5.h | 16 #define DE4X5_BMR iobase+(0x000 << lp->bus) /* Bus Mode Register */
17 #define DE4X5_TPD iobase+(0x008 << lp->bus) /* Transmit Poll Demand Reg */
18 #define DE4X5_RPD iobase+(0x010 << lp->bus) /* Receive Poll Demand Reg */
19 #define DE4X5_RRBA iobase+(0x018 << lp->bus) /* RX Ring Base Address Reg */
20 #define DE4X5_TRBA iobase+(0x020 << lp->bus) /* TX Ring Base Address Reg */
21 #define DE4X5_STS iobase+(0x028 << lp->bus) /* Status Register */
22 #define DE4X5_OMR iobase+(0x030 << lp->bus) /* Operation Mode Register */
23 #define DE4X5_IMR iobase+(0x038 << lp->bus) /* Interrupt Mask Register */
24 #define DE4X5_MFC iobase+(0x040 << lp->bus) /* Missed Frame Counter */
25 #define DE4X5_APROM iobase+(0x048 << lp->bus) /* Ethernet Address PROM */
[all …]
|
| /kernel/linux/linux-5.10/drivers/net/ethernet/dec/tulip/ |
| D | de4x5.h | 16 #define DE4X5_BMR iobase+(0x000 << lp->bus) /* Bus Mode Register */
17 #define DE4X5_TPD iobase+(0x008 << lp->bus) /* Transmit Poll Demand Reg */
18 #define DE4X5_RPD iobase+(0x010 << lp->bus) /* Receive Poll Demand Reg */
19 #define DE4X5_RRBA iobase+(0x018 << lp->bus) /* RX Ring Base Address Reg */
20 #define DE4X5_TRBA iobase+(0x020 << lp->bus) /* TX Ring Base Address Reg */
21 #define DE4X5_STS iobase+(0x028 << lp->bus) /* Status Register */
22 #define DE4X5_OMR iobase+(0x030 << lp->bus) /* Operation Mode Register */
23 #define DE4X5_IMR iobase+(0x038 << lp->bus) /* Interrupt Mask Register */
24 #define DE4X5_MFC iobase+(0x040 << lp->bus) /* Missed Frame Counter */
25 #define DE4X5_APROM iobase+(0x048 << lp->bus) /* Ethernet Address PROM */
[all …]
|
| /kernel/linux/linux-5.10/drivers/clk/tegra/ |
| D | clk-pll.c | 1 // SPDX-License-Identifier: GPL-2.0-only
11 #include <linux/clk-provider.h>
31 #define PLL_MISC_CPCON_MASK ((1 << PLL_MISC_CPCON_WIDTH) - 1)
34 #define PLL_MISC_LFCON_MASK ((1 << PLL_MISC_LFCON_WIDTH) - 1)
37 #define PLL_MISC_VCOCON_MASK ((1 << PLL_MISC_VCOCON_WIDTH) - 1)
230 #define pll_readl(offset, p) readl_relaxed(p->clk_base + offset)
231 #define pll_readl_base(p) pll_readl(p->params->base_reg, p)
232 #define pll_readl_misc(p) pll_readl(p->params->misc_reg, p)
233 #define pll_override_readl(offset, p) readl_relaxed(p->pmc + offset)
234 #define pll_readl_sdm_din(p) pll_readl(p->params->sdm_din_reg, p)
[all …]
|
| D | clk-dfll.c | 1 // SPDX-License-Identifier: GPL-2.0-only
3 * clk-dfll.c - Tegra DFLL clock source common code
5 * Copyright (C) 2012-2019 NVIDIA Corporation. All rights reserved.
12 * "CL-DVFS". To try to avoid confusion, this code refers to them
18 * DFLL can be operated in either open-loop mode or closed-loop mode.
19 * In open-loop mode, the DFLL generates an output clock appropriate
20 * to the supply voltage. In closed-loop mode, when configured with a
26 * CPU cycle time will vary. This has implications for
27 * performance-measurement code and any code that relies on the CPU
28 * cycle time to delay for a certain length of time.
[all …]
|
| D | clk-tegra210.c | 1 // SPDX-License-Identifier: GPL-2.0-only
3 * Copyright (c) 2012-2014 NVIDIA CORPORATION. All rights reserved.
8 #include <linux/clk-provider.h>
17 #include <dt-bindings/clock/tegra210-car.h>
18 #include <dt-bindings/reset/tegra210-car.h>
23 #include "clk-id.h"
264 * SDM fractional divisor is 16-bit 2's complement signed number within
265 * (-2^12 ... 2^12-1) range. Represented in PLL data structure as unsigned
266 * 16-bit value, with "0" divisor mapped to 0xFFFF. Data "0" is used to
275 #define sdin_get_n_eff(cfg) ((cfg)->n * PLL_SDM_COEFF + ((cfg)->sdm_data ? \
[all …]
|
| /kernel/linux/linux-4.19/drivers/clk/tegra/ |
| D | clk-pll.c | 22 #include <linux/clk-provider.h>
42 #define PLL_MISC_CPCON_MASK ((1 << PLL_MISC_CPCON_WIDTH) - 1)
45 #define PLL_MISC_LFCON_MASK ((1 << PLL_MISC_LFCON_WIDTH) - 1)
48 #define PLL_MISC_VCOCON_MASK ((1 << PLL_MISC_VCOCON_WIDTH) - 1)
241 #define pll_readl(offset, p) readl_relaxed(p->clk_base + offset)
242 #define pll_readl_base(p) pll_readl(p->params->base_reg, p)
243 #define pll_readl_misc(p) pll_readl(p->params->misc_reg, p)
244 #define pll_override_readl(offset, p) readl_relaxed(p->pmc + offset)
245 #define pll_readl_sdm_din(p) pll_readl(p->params->sdm_din_reg, p)
246 #define pll_readl_sdm_ctrl(p) pll_readl(p->params->sdm_ctrl_reg, p)
[all …]
|
| D | clk-dfll.c | 2 * clk-dfll.c - Tegra DFLL clock source common code
4 * Copyright (C) 2012-2014 NVIDIA Corporation. All rights reserved.
20 * "CL-DVFS". To try to avoid confusion, this code refers to them
26 * DFLL can be operated in either open-loop mode or closed-loop mode.
27 * In open-loop mode, the DFLL generates an output clock appropriate
28 * to the supply voltage. In closed-loop mode, when configured with a
34 * CPU cycle time will vary. This has implications for
35 * performance-measurement code and any code that relies on the CPU
36 * cycle time to delay for a certain length of time.
41 #include <linux/clk-provider.h>
[all …]
|
| /kernel/linux/linux-5.10/drivers/net/wireless/ralink/rt2x00/ |
| D | rt2800.h | 1 /* SPDX-License-Identifier: GPL-2.0-or-later */
3 Copyright (C) 2004 - 2010 Ivo van Doorn <IvDoorn@gmail.com>
196 * Ring oscillator configuration
283 * AUX_CTRL: Aux/PCI-E related configuration
573 * HOST-MCU shared memory
773 * 0: 1-BSSID mode (BSS index = 0)
774 * 1: 2-BSSID mode (BSS index: Byte5, bit 0)
775 * 2: 4-BSSID mode (BSS index: byte5, bit 0 - 1)
776 * 3: 8-BSSID mode (BSS index: byte5, bit 0 - 2)
852 * ON_PERIOD: LED active time (ms) during TX (only used for LED mode 1)
[all …]
|
| D | rt2800lib.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later
24 #include <linux/crc-ccitt.h>
46 * between each attampt. When the busy bit is still set at that time,
86 mutex_lock(&rt2x00dev->csr_mutex); in rt2800_bbp_write()
103 mutex_unlock(&rt2x00dev->csr_mutex); in rt2800_bbp_write()
111 mutex_lock(&rt2x00dev->csr_mutex); in rt2800_bbp_read()
117 * returns the correct value, if at any time the register in rt2800_bbp_read()
118 * doesn't become available in time, reg will be 0xffffffff in rt2800_bbp_read()
135 mutex_unlock(&rt2x00dev->csr_mutex); in rt2800_bbp_read()
145 mutex_lock(&rt2x00dev->csr_mutex); in rt2800_rfcsr_write()
[all …]
|
| /kernel/linux/linux-5.10/drivers/media/dvb-frontends/drx39xyj/ |
| D | drx_driver.h | 2 Copyright (c), 2004-2005,2007-2010 Trident Microsystems, Inc.
60 /*------------------------------------------------------------------------------
62 ------------------------------------------------------------------------------*/
69 * \retval -EIO Initialization failed.
78 * \retval -EIO Termination failed.
98 * \retval -EIO Failure.
99 * \retval -EINVAL Parameter 'wcount' is not zero but parameter
133 #define TUNER_MODE_SUB0 0x0001 /* for sub-mode (e.g. RF-AGC setting) */
134 #define TUNER_MODE_SUB1 0x0002 /* for sub-mode (e.g. RF-AGC setting) */
135 #define TUNER_MODE_SUB2 0x0004 /* for sub-mode (e.g. RF-AGC setting) */
[all …]
|
| /kernel/linux/linux-4.19/drivers/media/dvb-frontends/drx39xyj/ |
| D | drx_driver.h | 2 Copyright (c), 2004-2005,2007-2010 Trident Microsystems, Inc.
60 /*------------------------------------------------------------------------------
62 ------------------------------------------------------------------------------*/
69 * \retval -EIO Initialization failed.
78 * \retval -EIO Termination failed.
98 * \retval -EIO Failure.
99 * \retval -EINVAL Parameter 'wcount' is not zero but parameter
133 #define TUNER_MODE_SUB0 0x0001 /* for sub-mode (e.g. RF-AGC setting) */
134 #define TUNER_MODE_SUB1 0x0002 /* for sub-mode (e.g. RF-AGC setting) */
135 #define TUNER_MODE_SUB2 0x0004 /* for sub-mode (e.g. RF-AGC setting) */
[all …]
|
| /kernel/linux/linux-4.19/drivers/net/wireless/ralink/rt2x00/ |
| D | rt2800.h | 2 Copyright (C) 2004 - 2010 Ivo van Doorn <IvDoorn@gmail.com>
205 * Ring oscillator configuration
292 * AUX_CTRL: Aux/PCI-E related configuration
582 * HOST-MCU shared memory
782 * 0: 1-BSSID mode (BSS index = 0)
783 * 1: 2-BSSID mode (BSS index: Byte5, bit 0)
784 * 2: 4-BSSID mode (BSS index: byte5, bit 0 - 1)
785 * 3: 8-BSSID mode (BSS index: byte5, bit 0 - 2)
861 * ON_PERIOD: LED active time (ms) during TX (only used for LED mode 1)
862 * OFF_PERIOD: LED inactive time (ms) during TX (only used for LED mode 1)
[all …]
|
| D | rt2800lib.c | 35 #include <linux/crc-ccitt.h>
53 * between each attampt. When the busy bit is still set at that time,
93 mutex_lock(&rt2x00dev->csr_mutex); in rt2800_bbp_write()
110 mutex_unlock(&rt2x00dev->csr_mutex); in rt2800_bbp_write()
118 mutex_lock(&rt2x00dev->csr_mutex); in rt2800_bbp_read()
124 * returns the correct value, if at any time the register in rt2800_bbp_read()
125 * doesn't become available in time, reg will be 0xffffffff in rt2800_bbp_read()
142 mutex_unlock(&rt2x00dev->csr_mutex); in rt2800_bbp_read()
152 mutex_lock(&rt2x00dev->csr_mutex); in rt2800_rfcsr_write()
158 switch (rt2x00dev->chip.rt) { in rt2800_rfcsr_write()
[all …]
|