Home
last modified time | relevance | path

Searched +full:sparx +full:- +full:5 (Results 1 – 9 of 9) sorted by relevance

/kernel/linux/linux-4.19/Documentation/devicetree/bindings/net/dsa/
Dvitesse,vsc73xx.txt9 Vitesse VSC7385 SparX-G5 5+1-port Integrated Gigabit Ethernet Switch
10 Vitesse VSC7388 SparX-G8 8-port Integrated Gigabit Ethernet Switch
11 Vitesse VSC7395 SparX-G5e 5+1-port Integrated Gigabit Ethernet Switch
12 Vitesse VSC7398 SparX-G8e 8-port Integrated Gigabit Ethernet Switch
15 device tree node, see spi/spi-bus.txt
19 - compatible: must be exactly one of:
24 - gpio-controller: indicates that this switch is also a GPIO controller,
26 - #gpio-cells: this must be set to <2> and indicates that we are a twocell
31 - reset-gpios: a handle to a GPIO line that can issue reset of the chip.
45 spi-max-frequency = <2500000>;
[all …]
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/net/dsa/
Dvitesse,vsc73xx.txt9 Vitesse VSC7385 SparX-G5 5+1-port Integrated Gigabit Ethernet Switch
10 Vitesse VSC7388 SparX-G8 8-port Integrated Gigabit Ethernet Switch
11 Vitesse VSC7395 SparX-G5e 5+1-port Integrated Gigabit Ethernet Switch
12 Vitesse VSC7398 SparX-G8e 8-port Integrated Gigabit Ethernet Switch
17 reside inside a SPI bus device tree node, see spi/spi-bus.txt
19 When the chip is connected to a parallel memory bus and work in memory-mapped
25 - compatible: must be exactly one of:
30 - gpio-controller: indicates that this switch is also a GPIO controller,
32 - #gpio-cells: this must be set to <2> and indicates that we are a twocell
37 - reset-gpios: a handle to a GPIO line that can issue reset of the chip.
[all …]
/kernel/linux/linux-5.10/drivers/net/dsa/
Dvitesse-vsc73xx-platform.c1 // SPDX-License-Identifier: GPL-2.0
3 * Vitesse VSC7385 SparX-G5 5+1-port Integrated Gigabit Ethernet Switch
4 * Vitesse VSC7388 SparX-G8 8-port Integrated Gigabit Ethernet Switch
5 * Vitesse VSC7395 SparX-G5e 5+1-port Integrated Gigabit Ethernet Switch
6 * Vitesse VSC7398 SparX-G8e 8-port Integrated Gigabit Ethernet Switch
8 * This driver takes control of the switch chip connected over CPU-attached
13 * Based on vitesse-vsc-spi.c by:
23 #include "vitesse-vsc73xx.h"
32 * struct vsc73xx_platform - VSC73xx Platform state container
58 struct vsc73xx_platform *vsc_platform = vsc->priv; in vsc73xx_platform_read()
[all …]
Dvitesse-vsc73xx-spi.c1 // SPDX-License-Identifier: GPL-2.0
3 * Vitesse VSC7385 SparX-G5 5+1-port Integrated Gigabit Ethernet Switch
4 * Vitesse VSC7388 SparX-G8 8-port Integrated Gigabit Ethernet Switch
5 * Vitesse VSC7395 SparX-G5e 5+1-port Integrated Gigabit Ethernet Switch
6 * Vitesse VSC7398 SparX-G8e 8-port Integrated Gigabit Ethernet Switch
20 #include "vitesse-vsc73xx.h"
25 #define VSC73XX_CMD_SPI_BLOCK_SHIFT 5
30 * struct vsc73xx_spi - VSC73xx SPI state container
55 struct vsc73xx_spi *vsc_spi = vsc->priv; in vsc73xx_spi_read()
63 return -EINVAL; in vsc73xx_spi_read()
[all …]
Dvitesse-vsc73xx-core.c1 // SPDX-License-Identifier: GPL-2.0
3 * Vitesse VSC7385 SparX-G5 5+1-port Integrated Gigabit Ethernet Switch
4 * Vitesse VSC7388 SparX-G8 8-port Integrated Gigabit Ethernet Switch
5 * Vitesse VSC7395 SparX-G5e 5+1-port Integrated Gigabit Ethernet Switch
6 * Vitesse VSC7398 SparX-G8e 8-port Integrated Gigabit Ethernet Switch
8 * These switches have a built-in 8051 CPU and can download and execute a
10 * handling the switch in a memory-mapped manner by connecting to that external
31 #include "vitesse-vsc73xx.h"
33 #define VSC73XX_BLOCK_MAC 0x1 /* Subblocks 0-4, 6 (CPU port) */
84 #define VSC73XX_MAC_CFG_MAC_RX_RST BIT(5)
[all …]
/kernel/linux/linux-5.10/Documentation/hwmon/
Dsparx5-temp.rst1 .. SPDX-License-Identifier: GPL-2.0-only
3 Microchip SparX-5 SoC
10 Prefix: 'sparx5-temp'
12 Addresses scanned: -
19 -----------
24 The sensor has a range of -40°C to +125°C and an accuracy of +/-5°C.
27 -------------
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/arm/
Dmicrochip,sparx5.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Lars Povlsen <lars.povlsen@microchip.com>
13 The Microchip Sparx5 SoC is a ARMv8-based used in a family of
14 gigabit TSN-capable gigabit switches.
16 The SparX-5 Ethernet switch family provides a rich set of switching
17 features such as advanced TCAM-based VLAN and QoS processing
19 TCAM-based frame processing using versatile content aware processor
27 - description: The Sparx5 pcb125 board is a modular board,
[all …]
/kernel/linux/linux-4.19/drivers/net/dsa/
Dvitesse-vsc73xx.c1 // SPDX-License-Identifier: GPL-2.0
3 * Vitesse VSC7385 SparX-G5 5+1-port Integrated Gigabit Ethernet Switch
4 * Vitesse VSC7388 SparX-G8 8-port Integrated Gigabit Ethernet Switch
5 * Vitesse VSC7395 SparX-G5e 5+1-port Integrated Gigabit Ethernet Switch
6 * Vitesse VSC7398 SparX-G8e 8-port Integrated Gigabit Ethernet Switch
8 * These switches have a built-in 8051 CPU and can download and execute a
10 * handling the switch in a memory-mapped manner by connecting to that external
37 #define VSC73XX_BLOCK_MAC 0x1 /* Subblocks 0-4, 6 (CPU port) */
88 #define VSC73XX_MAC_CFG_MAC_RX_RST BIT(5)
122 #define VSC73XX_ADVPORTM_EXT_PORT BIT(5)
[all …]
/kernel/linux/linux-5.10/arch/arm64/
DKconfig.platforms1 # SPDX-License-Identifier: GPL-2.0-only
17 bool "Allwinner sunxi 64-bit SoC Family"
69 bool "Broadcom Set-Top-Box SoCs"
97 This enables support for the Microchip Sparx5 ARMv8-based
98 SoC family of TSN-capable gigabit switches.
100 The SparX-5 Ethernet switch family provides a rich set of
101 switching features such as advanced TCAM-based VLAN and QoS
103 security through TCAM-based frame processing using versatile
142 This enables support for Intel Movidius SoC code-named Keem Bay.
184 - Armada 3700 SoC Family
[all …]