Home
last modified time | relevance | path

Searched full:architected (Results 1 – 25 of 140) sorted by relevance

123456

/kernel/linux/linux-5.10/Documentation/devicetree/bindings/timer/
Darm,arch_timer.yaml7 title: ARM architected timer
13 ARM cores may have a per-core architected timer, which provides per-cpu timers,
14 or a memory mapped architected timer, which provides up to 8 frames with a
17 The per-core architected timer is attached to a GIC to deliver its
78 supported for 32-bit systems which follow the ARMv7 architected reset
Darm,arch_timer_mmio.yaml7 title: ARM memory mapped architected timer
14 ARM cores may have a memory mapped architected timer, which provides up to 8
52 supported for 32-bit systems which follow the ARMv7 architected reset
/kernel/linux/linux-4.19/Documentation/devicetree/bindings/timer/
Darm,arch_timer.txt1 * ARM architected timer
3 ARM cores may have a per-core architected timer, which provides per-cpu timers,
4 or a memory mapped architected timer, which provides up to 8 frames with a
7 The per-core architected timer is attached to a GIC to deliver its
45 systems which follow the ARMv7 architected reset values.
/kernel/linux/linux-4.19/arch/arm/mach-bcm/
DKconfig10 comment "IPROC architected SoCs"
25 This enables support for systems based on Broadcom IPROC architected SoCs.
91 comment "KONA architected SoCs"
/kernel/linux/linux-5.10/arch/arm/mach-bcm/
DKconfig10 comment "IPROC architected SoCs"
24 This enables support for systems based on Broadcom IPROC architected SoCs.
89 comment "KONA architected SoCs"
/kernel/linux/linux-4.19/Documentation/arm64/
Dbooting.txt169 System caches which respect the architected cache maintenance by VA
171 System caches which do not respect architected cache maintenance by VA
174 - Architected timers
187 All writable architected system registers at the exception level where
208 The requirements described above for CPU mode, caches, MMUs, architected
Delf_hwcaps.txt12 architected discovery mechanism available to userspace code at EL0. The
43 which are described by architected ID registers inaccessible to
/kernel/linux/linux-4.19/arch/ia64/include/asm/
Dmachvec.h52 * expected to follow this architected model (see Section 10.7 in the
56 * Platform designers should follow the architected model whenever
269 # define platform_send_ipi ia64_send_ipi /* default to architected version */
275 # define platform_global_tlb_purge ia64_global_tlb_purge /* default to architected version */
/kernel/linux/linux-5.10/Documentation/arm64/
Dbooting.rst184 System caches which respect the architected cache maintenance by VA
186 System caches which do not respect architected cache maintenance by VA
189 - Architected timers
205 All writable architected system registers at the exception level where
273 The requirements described above for CPU mode, caches, MMUs, architected
Damu.rst39 The Activity Monitors architecture provides space for up to 16 architected
41 implement additional architected event counters.
Delf_hwcaps.rst13 architected discovery mechanism available to userspace code at EL0. The
44 which are described by architected ID registers inaccessible to
/kernel/linux/linux-5.10/arch/ia64/include/uapi/asm/
Dperfmon.h171 * miscellaneous architected definitions
174 #define PMU_MAX_PMCS 256 /* maximum architected number of PMC registers */
175 #define PMU_MAX_PMDS 256 /* maximum architected number of PMD registers */
/kernel/linux/linux-4.19/arch/ia64/include/uapi/asm/
Dperfmon.h171 * miscellaneous architected definitions
174 #define PMU_MAX_PMCS 256 /* maximum architected number of PMC registers */
175 #define PMU_MAX_PMDS 256 /* maximum architected number of PMD registers */
/kernel/linux/linux-5.10/arch/ia64/kernel/
Dsigframe.h18 * End of architected state.
/kernel/linux/linux-4.19/arch/ia64/kernel/
Dsigframe.h18 * End of architected state.
/kernel/linux/linux-5.10/arch/arm/kernel/
Darch_timer.c26 /* Use the architected timer for the delay loop. */ in arch_timer_delay_timer_register()
/kernel/linux/linux-4.19/arch/arm/kernel/
Darch_timer.c28 /* Use the architected timer for the delay loop. */ in arch_timer_delay_timer_register()
/kernel/linux/linux-5.10/arch/arm64/kernel/
Djump_label.c33 * We use the architected A64 NOP in arch_static_branch, so there's no in arch_jump_label_transform_static()
/kernel/linux/linux-4.19/tools/perf/pmu-events/arch/x86/broadwellde/
Dcache.json404 … of the event that counts load uops with true STLB miss retired to the architected path. True STLB…
416 …EBS) of the event that counts store uops true STLB miss retired to the architected path. True STLB…
430 …uses PEBS) of the event that counts load uops with locked access retired to the architected path.",
442 … PEBS) of the event that counts line-splitted load uops retired to the architected path. A line sp…
454 …PEBS) of the event that counts line-splitted store uops retired to the architected path. A line sp…
467 …(that is, uses PEBS) of the event that counts load uops retired to the architected path with a fil…
479 …that is, uses PEBS) of the event that counts store uops retired to the architected path with a fil…
/kernel/linux/linux-5.10/tools/perf/pmu-events/arch/x86/broadwellde/
Dcache.json404 … of the event that counts load uops with true STLB miss retired to the architected path. True STLB…
416 …EBS) of the event that counts store uops true STLB miss retired to the architected path. True STLB…
430 …uses PEBS) of the event that counts load uops with locked access retired to the architected path.",
442 … PEBS) of the event that counts line-splitted load uops retired to the architected path. A line sp…
454 …PEBS) of the event that counts line-splitted store uops retired to the architected path. A line sp…
467 …(that is, uses PEBS) of the event that counts load uops retired to the architected path with a fil…
479 …that is, uses PEBS) of the event that counts store uops retired to the architected path with a fil…
/kernel/linux/linux-4.19/arch/alpha/include/asm/
Dhwrpb.h9 * These values are architected.
31 * These values are architected.
/kernel/linux/linux-5.10/arch/alpha/include/asm/
Dhwrpb.h9 * These values are architected.
31 * These values are architected.
/kernel/linux/linux-4.19/arch/arm64/kernel/
Djump_label.c44 * We use the architected A64 NOP in arch_static_branch, so there's no in arch_jump_label_transform_static()
/kernel/linux/linux-4.19/drivers/parisc/
Dgsc.h19 /* PA I/O Architected devices support at least 5 bits in the EIM register. */
/kernel/linux/linux-5.10/drivers/parisc/
Dgsc.h18 /* PA I/O Architected devices support at least 5 bits in the EIM register. */

123456