Home
last modified time | relevance | path

Searched full:glitch (Results 1 – 25 of 164) sorted by relevance

1234567

/kernel/linux/linux-5.10/sound/soc/intel/catpt/
Dipc.c150 struct catpt_notify_glitch glitch; in catpt_dsp_notify_stream() local
168 memcpy_fromio(&glitch, catpt_inbox_addr(cdev), sizeof(glitch)); in catpt_dsp_notify_stream()
169 trace_catpt_ipc_payload((u8 *)&glitch, sizeof(glitch)); in catpt_dsp_notify_stream()
171 dev_warn(cdev->dev, "glitch %d at pos: 0x%08llx, wp: 0x%08x\n", in catpt_dsp_notify_stream()
172 glitch.type, glitch.presentation_pos, in catpt_dsp_notify_stream()
173 glitch.write_pos); in catpt_dsp_notify_stream()
/kernel/linux/linux-4.19/drivers/pinctrl/
Dpinctrl-at91.h22 #define PIO_IFER 0x20 /* Glitch Input Filter Enable */
23 #define PIO_IFDR 0x24 /* Glitch Input Filter Disable */
24 #define PIO_IFSR 0x28 /* Glitch Input Filter Status */
/kernel/linux/linux-4.19/drivers/clk/qcom/
Dclk-rcg.h99 * struct clk_dyn_rcg - root clock generator with glitch free mux
101 * @mux_sel_bit: bit to switch glitch free mux
104 * @bank_reg: register to XOR @mux_sel_bit into to switch glitch free mux
/kernel/linux/linux-5.10/drivers/pinctrl/
Dpinctrl-at91.h18 #define PIO_IFER 0x20 /* Glitch Input Filter Enable */
19 #define PIO_IFDR 0x24 /* Glitch Input Filter Disable */
20 #define PIO_IFSR 0x28 /* Glitch Input Filter Status */
/kernel/linux/linux-4.19/arch/arm64/boot/dts/amlogic/
Dmeson-gxl-mali.dtsi29 * MALI_0 and MALI_1 muxed to a single clock by a glitch
35 <&clkc CLKID_MALI>; /* Glitch free mux */
Dmeson-gxbb.dtsi247 * MALI_0 and MALI_1 muxed to a single clock by a glitch
253 <&clkc CLKID_MALI>; /* Glitch free mux */
680 * VPU_0 and VPU_1 muxed to a single clock by a glitch
682 * Same for VAPB but with a final gate after the glitch free mux.
686 <&clkc CLKID_VPU>, /* Glitch free mux */
689 <&clkc CLKID_VAPB_SEL>; /* Glitch free mux */
Dmeson-gxl.dtsi686 * VPU_0 and VPU_1 muxed to a single clock by a glitch
688 * Same for VAPB but with a final gate after the glitch free mux.
692 <&clkc CLKID_VPU>, /* Glitch free mux */
695 <&clkc CLKID_VAPB_SEL>; /* Glitch free mux */
/kernel/linux/linux-5.10/drivers/clk/qcom/
Dclk-rcg.h98 * struct clk_dyn_rcg - root clock generator with glitch free mux
100 * @mux_sel_bit: bit to switch glitch free mux
103 * @bank_reg: register to XOR @mux_sel_bit into to switch glitch free mux
/kernel/linux/linux-4.19/Documentation/devicetree/bindings/leds/
Dcommon.txt24 set the to same value, then no glitch should be produced where the LED
26 whatever its current state is, without producing a glitch. The default is
/kernel/linux/linux-5.10/arch/arm64/boot/dts/amlogic/
Dmeson-gxbb.dtsi743 * VPU_0 and VPU_1 muxed to a single clock by a glitch
745 * Same for VAPB but with a final gate after the glitch free mux.
749 <&clkc CLKID_VPU>, /* Glitch free mux */
752 <&clkc CLKID_VAPB_SEL>; /* Glitch free mux */
Dmeson-gxl.dtsi812 * VPU_0 and VPU_1 muxed to a single clock by a glitch
814 * Same for VAPB but with a final gate after the glitch free mux.
818 <&clkc CLKID_VPU>, /* Glitch free mux */
821 <&clkc CLKID_VAPB_SEL>; /* Glitch free mux */
/kernel/linux/linux-5.10/drivers/rtc/
Drtc-mxc_v2.c16 #define SRTC_LPPDR_INIT 0x41736166 /* init for glitch detect */
34 #define SRTC_LPPDR 0x18 /* LP Power Supply Glitch Detector Reg */
314 /* initialize glitch detect */ in mxc_rtc_probe()
/kernel/linux/linux-4.19/arch/arm/plat-samsung/
Dpm-gpio.c108 * { OUT => SFN } Change CON first, so new data will not glitch
109 * { OUT => IN } Change CON first, so new data will not glitch
111 * { SFN => OUT } Change DAT first, so new data will not glitch [1]
/kernel/linux/linux-4.19/drivers/rtc/
Drtc-mxc_v2.c15 #define SRTC_LPPDR_INIT 0x41736166 /* init for glitch detect */
33 #define SRTC_LPPDR 0x18 /* LP Power Supply Glitch Detector Reg */
312 /* initialize glitch detect */ in mxc_rtc_probe()
/kernel/linux/linux-5.10/arch/arm/mach-s3c/
Dpm-gpio.c108 * { OUT => SFN } Change CON first, so new data will not glitch
109 * { OUT => IN } Change CON first, so new data will not glitch
111 * { SFN => OUT } Change DAT first, so new data will not glitch [1]
Dpm.h92 * that we do not glitch the state of the pins from that the bootloader's
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/leds/
Dcommon.yaml65 default-state property is set the to same value, then no glitch should be
68 glitch.
/kernel/linux/linux-4.19/Documentation/devicetree/bindings/phy/
Dqcom,usb-hsic-phy.txt38 Definition: List of pinctrl settings to apply to keep HSIC pins in a glitch
/kernel/linux/linux-5.10/include/linux/pinctrl/
Dpinctrl-state.h19 * glitch the pins. In those cases you can add an "init" pinctrl
/kernel/linux/linux-4.19/include/linux/pinctrl/
Dpinctrl-state.h16 * glitch the pins. In those cases you can add an "init" pinctrl
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/phy/
Dqcom,usb-hsic-phy.txt38 Definition: List of pinctrl settings to apply to keep HSIC pins in a glitch
/kernel/linux/linux-5.10/drivers/pinctrl/nomadik/
Dpinctrl-nomadik.c379 bool glitch) in __nmk_gpio_set_mode_safe() argument
384 if (glitch && nmk_chip->set_ioforce) { in __nmk_gpio_set_mode_safe()
396 if (glitch && nmk_chip->set_ioforce) { in __nmk_gpio_set_mode_safe()
1523 bool glitch; in nmk_pmx_set() local
1555 glitch = ((g->altsetting & NMK_GPIO_ALT_C) == NMK_GPIO_ALT_C); in nmk_pmx_set()
1557 if (glitch) { in nmk_pmx_set()
1597 (g->altsetting & NMK_GPIO_ALT_C), glitch); in nmk_pmx_set()
1617 if (glitch) { in nmk_pmx_set()
1649 /* There is no glitch when converting any pin to GPIO */ in nmk_gpio_request_enable()
1763 /* No glitch when going to GPIO mode */ in nmk_pin_config_set()
/kernel/linux/linux-4.19/drivers/pinctrl/nomadik/
Dpinctrl-nomadik.c385 bool glitch) in __nmk_gpio_set_mode_safe() argument
390 if (glitch && nmk_chip->set_ioforce) { in __nmk_gpio_set_mode_safe()
402 if (glitch && nmk_chip->set_ioforce) { in __nmk_gpio_set_mode_safe()
1556 bool glitch; in nmk_pmx_set() local
1588 glitch = ((g->altsetting & NMK_GPIO_ALT_C) == NMK_GPIO_ALT_C); in nmk_pmx_set()
1590 if (glitch) { in nmk_pmx_set()
1630 (g->altsetting & NMK_GPIO_ALT_C), glitch); in nmk_pmx_set()
1650 if (glitch) { in nmk_pmx_set()
1682 /* There is no glitch when converting any pin to GPIO */ in nmk_gpio_request_enable()
1796 /* No glitch when going to GPIO mode */ in nmk_pin_config_set()
/kernel/linux/linux-4.19/arch/arm/plat-samsung/include/plat/
Dpm.h92 * that we do not glitch the state of the pins from that the bootloader's
/kernel/linux/linux-5.10/include/dt-bindings/pinctrl/
Ddra.h30 /* Certain pins need virtual mode, but note: they may glitch */

1234567