Home
last modified time | relevance | path

Searched +full:meson8b +full:- +full:smp +full:- +full:sram (Results 1 – 8 of 8) sorted by relevance

/kernel/linux/linux-4.19/Documentation/devicetree/bindings/arm/amlogic/
Dsmp-sram.txt1 Amlogic Meson8 and Meson8b SRAM for smp bringup:
2 ------------------------------------------------
4 Amlogic's SMP-capable SoCs use part of the sram for the bringup of the cores.
8 Therefore a reserved section sub-node has to be added to the mmio-sram
11 Required sub-node properties:
12 - compatible : depending on the SoC this should be one of:
13 "amlogic,meson8-smp-sram"
14 "amlogic,meson8b-smp-sram"
16 The rest of the properties should follow the generic mmio-sram discription
17 found in ../../misc/sram.txt
[all …]
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/sram/
Dsram.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/sram/sram.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Generic on-chip SRAM
10 - Rob Herring <robh@kernel.org>
15 Each child of the sram node specifies a region of reserved memory. Each
19 Following the generic-names recommended practice, node names should
25 pattern: "^sram(@.*)?"
30 - mmio-sram
[all …]
/kernel/linux/linux-4.19/arch/arm/boot/dts/
Dmeson8b.dtsi5 * This file is dual-licensed: you can use it either under the terms
47 #include <dt-bindings/clock/meson8b-clkc.h>
48 #include <dt-bindings/gpio/meson8b-gpio.h>
49 #include <dt-bindings/reset/amlogic,meson8b-reset.h>
50 #include <dt-bindings/reset/amlogic,meson8b-clkc-reset.h>
55 #address-cells = <1>;
56 #size-cells = <0>;
60 compatible = "arm,cortex-a5";
61 next-level-cache = <&L2>;
63 enable-method = "amlogic,meson8b-smp";
[all …]
Dmeson8.dtsi4 * This file is dual-licensed: you can use it either under the terms
46 #include <dt-bindings/clock/meson8b-clkc.h>
47 #include <dt-bindings/gpio/meson8-gpio.h>
48 #include <dt-bindings/reset/amlogic,meson8b-clkc-reset.h>
49 #include <dt-bindings/reset/amlogic,meson8b-reset.h>
57 #address-cells = <1>;
58 #size-cells = <0>;
62 compatible = "arm,cortex-a9";
63 next-level-cache = <&L2>;
65 enable-method = "amlogic,meson8-smp";
[all …]
/kernel/linux/linux-5.10/arch/arm/boot/dts/
Dmeson8b.dtsi1 // SPDX-License-Identifier: GPL-2.0 OR MIT
7 #include <dt-bindings/clock/meson8-ddr-clkc.h>
8 #include <dt-bindings/clock/meson8b-clkc.h>
9 #include <dt-bindings/gpio/meson8b-gpio.h>
10 #include <dt-bindings/power/meson8-power.h>
11 #include <dt-bindings/reset/amlogic,meson8b-reset.h>
12 #include <dt-bindings/reset/amlogic,meson8b-clkc-reset.h>
17 #address-cells = <1>;
18 #size-cells = <0>;
22 compatible = "arm,cortex-a5";
[all …]
Dmeson8.dtsi1 // SPDX-License-Identifier: GPL-2.0 OR MIT
6 #include <dt-bindings/clock/meson8-ddr-clkc.h>
7 #include <dt-bindings/clock/meson8b-clkc.h>
8 #include <dt-bindings/gpio/meson8-gpio.h>
9 #include <dt-bindings/power/meson8-power.h>
10 #include <dt-bindings/reset/amlogic,meson8b-clkc-reset.h>
11 #include <dt-bindings/reset/amlogic,meson8b-reset.h>
19 #address-cells = <1>;
20 #size-cells = <0>;
24 compatible = "arm,cortex-a9";
[all …]
/kernel/linux/linux-5.10/arch/arm/mach-meson/
Dplatsmp.c1 // SPDX-License-Identifier: GPL-2.0-or-later
14 #include <linux/smp.h>
23 #define MESON_SMP_SRAM_CPU_CTRL_ADDR_REG(c) (0x04 + ((c - 1) << 2))
31 #define MESON_CPU_PWR_A9_MEM_PD0_M(c) (0x0f << (32 - (c * 4)))
66 /* SMP SRAM */ in meson_smp_prepare_cpus()
69 pr_err("Missing SRAM node\n"); in meson_smp_prepare_cpus()
75 pr_err("Couldn't map SRAM registers\n"); in meson_smp_prepare_cpus()
104 meson_smp_prepare_cpus("arm,cortex-a5-scu", "amlogic,meson8b-pmu", in meson8b_smp_prepare_cpus()
105 "amlogic,meson8b-smp-sram"); in meson8b_smp_prepare_cpus()
110 meson_smp_prepare_cpus("arm,cortex-a9-scu", "amlogic,meson8-pmu", in meson8_smp_prepare_cpus()
[all …]
/kernel/linux/linux-4.19/arch/arm/mach-meson/
Dplatsmp.c24 #include <linux/smp.h>
33 #define MESON_SMP_SRAM_CPU_CTRL_ADDR_REG(c) (0x04 + ((c - 1) << 2))
41 #define MESON_CPU_PWR_A9_MEM_PD0_M(c) (0x0f << (32 - (c * 4)))
76 /* SMP SRAM */ in meson_smp_prepare_cpus()
79 pr_err("Missing SRAM node\n"); in meson_smp_prepare_cpus()
85 pr_err("Couldn't map SRAM registers\n"); in meson_smp_prepare_cpus()
114 meson_smp_prepare_cpus("arm,cortex-a5-scu", "amlogic,meson8b-pmu", in meson8b_smp_prepare_cpus()
115 "amlogic,meson8b-smp-sram"); in meson8b_smp_prepare_cpus()
120 meson_smp_prepare_cpus("arm,cortex-a9-scu", "amlogic,meson8-pmu", in meson8_smp_prepare_cpus()
121 "amlogic,meson8-smp-sram"); in meson8_smp_prepare_cpus()
[all …]