Home
last modified time | relevance | path

Searched +full:mtl +full:- +full:tx +full:- +full:config (Results 1 – 25 of 26) sorted by relevance

12

/kernel/linux/linux-5.10/Documentation/devicetree/bindings/net/
Dintel,dwmac-plat.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/net/intel,dwmac-plat.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Vineetha G. Jaya Kumaran <vineetha.g.jaya.kumaran@intel.com>
17 - intel,keembay-dwmac
19 - compatible
22 - $ref: "snps,dwmac.yaml#"
27 - items:
28 - enum:
[all …]
Dsnps,dwmac.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Alexandre Torgue <alexandre.torgue@st.com>
11 - Giuseppe Cavallaro <peppe.cavallaro@st.com>
12 - Jose Abreu <joabreu@synopsys.com>
23 - snps,dwmac
24 - snps,dwmac-3.50a
25 - snps,dwmac-3.610
26 - snps,dwmac-3.70a
[all …]
/kernel/linux/linux-5.10/drivers/net/ethernet/stmicro/stmmac/
Ddwmac4.h1 /* SPDX-License-Identifier: GPL-2.0-only */
131 /* TX Queues Priorities */
135 /* MAC Flow Control TX */
181 #define GMAC4_LPI_CTRL_STATUS_LPITCSE BIT(21) /* LPI Tx Clock Stop Enable */
182 #define GMAC4_LPI_CTRL_STATUS_LPITXA BIT(19) /* Enable LPI TX Automate */
202 /* MAC config */
223 /* MAC extended config */
299 /* MTL registers */
318 #define MTL_RXQ_DMA_QXMDMACH_MASK(x) GENMASK(11 + (8 * ((x) - 1)), 8 * (x))
372 /* MTL ETS Control register */
[all …]
Dstmmac_platform.c1 // SPDX-License-Identifier: GPL-2.0-only
5 Copyright (C) 2007-2011 STMicroelectronics Ltd
25 * dwmac1000_validate_mcast_bins - validates the number of Multicast filter bins
56 * dwmac1000_validate_ucast_entries - validate the Unicast address entries
87 * stmmac_axi_setup - parse DT parameters for programming the AXI register
90 * if required, from device-tree the AXI internal register can be tuned
98 np = of_parse_phandle(pdev->dev.of_node, "snps,axi-config", 0); in stmmac_axi_setup()
102 axi = devm_kzalloc(&pdev->dev, sizeof(*axi), GFP_KERNEL); in stmmac_axi_setup()
105 return ERR_PTR(-ENOMEM); in stmmac_axi_setup()
108 axi->axi_lpi_en = of_property_read_bool(np, "snps,lpi_en"); in stmmac_axi_setup()
[all …]
Dhwif.h1 /* SPDX-License-Identifier: (GPL-2.0 OR MIT) */
13 int __result = -EINVAL; \
14 if ((__priv)->hw->__module && (__priv)->hw->__module->__cname) { \
15 (__priv)->hw->__module->__cname((__arg0), ##__args); \
22 int __result = -EINVAL; \
23 if ((__priv)->hw->__module && (__priv)->hw->__module->__cname) \
24 __result = (__priv)->hw->__module->__cname((__arg0), ##__args); \
39 /* DMA TX descriptor ring initialization */
41 /* Invoked by the xmit function to prepare the tx descriptor */
51 /* Clean the tx descriptor as soon as the tx irq is received */
[all …]
Dstmmac_main.c1 // SPDX-License-Identifier: GPL-2.0-only
3 This is the driver for the ST MAC 10/100/1000 on-chip Ethernet controllers.
6 Copyright(C) 2007-2011 STMicroelectronics Ltd
29 #include <linux/dma-mapping.h>
50 #define TSO_MAX_BUFF_SIZE (SZ_16K - 1)
58 static int debug = -1;
60 MODULE_PARM_DESC(debug, "Message Level (-1: default, 0: no output, 16: all)");
62 static int phyaddr = -1;
66 #define STMMAC_TX_THRESH(x) ((x)->dma_tx_size / 4)
67 #define STMMAC_RX_THRESH(x) ((x)->dma_rx_size / 4)
[all …]
/kernel/linux/linux-4.19/drivers/net/ethernet/stmicro/stmmac/
Ddwmac4.h82 /* TX Queues Priorities */
86 /* MAC Flow Control TX */
132 #define GMAC4_LPI_CTRL_STATUS_LPITCSE BIT(21) /* LPI Tx Clock Stop Enable */
133 #define GMAC4_LPI_CTRL_STATUS_LPITXA BIT(19) /* Enable LPI TX Automate */
153 /* MAC config */
207 /* MTL registers */
226 #define MTL_RXQ_DMA_QXMDMACH_MASK(x) GENMASK(11 + (8 * ((x) - 1)), 8 * (x))
280 /* MTL ETS Control register */
289 /* MTL Queue Quantum Weight */
296 /* MTL sendSlopeCredit register */
[all …]
Dstmmac_platform.c4 Copyright (C) 2007-2011 STMicroelectronics Ltd
35 * dwmac1000_validate_mcast_bins - validates the number of Multicast filter bins
65 * dwmac1000_validate_ucast_entries - validate the Unicast address entries
94 * stmmac_axi_setup - parse DT parameters for programming the AXI register
97 * if required, from device-tree the AXI internal register can be tuned
105 np = of_parse_phandle(pdev->dev.of_node, "snps,axi-config", 0); in stmmac_axi_setup()
109 axi = devm_kzalloc(&pdev->dev, sizeof(*axi), GFP_KERNEL); in stmmac_axi_setup()
112 return ERR_PTR(-ENOMEM); in stmmac_axi_setup()
115 axi->axi_lpi_en = of_property_read_bool(np, "snps,lpi_en"); in stmmac_axi_setup()
116 axi->axi_xit_frm = of_property_read_bool(np, "snps,xit_frm"); in stmmac_axi_setup()
[all …]
Dstmmac_main.c2 This is the driver for the ST MAC 10/100/1000 on-chip Ethernet controllers.
5 Copyright(C) 2007-2011 STMicroelectronics Ltd
39 #include <linux/dma-mapping.h>
58 #define TSO_MAX_BUFF_SIZE (SZ_16K - 1)
66 static int debug = -1;
68 MODULE_PARM_DESC(debug, "Message Level (-1: default, 0: no output, 16: all)");
70 static int phyaddr = -1;
104 MODULE_PARM_DESC(eee_timer, "LPI tx expiration time in msec");
107 /* By default the driver will use the ring mode to manage tx and rx descriptors,
124 * stmmac_verify_args - verify the driver parameters.
[all …]
Ddwmac4_dma.c2 * This is the driver for the GMAC on-chip Ethernet controller for ST SoCs.
28 if (axi->axi_lpi_en) in dwmac4_dma_axi()
30 if (axi->axi_xit_frm) in dwmac4_dma_axi()
34 value |= (axi->axi_wr_osr_lmt & DMA_AXI_OSR_MAX) << in dwmac4_dma_axi()
38 value |= (axi->axi_rd_osr_lmt & DMA_AXI_OSR_MAX) << in dwmac4_dma_axi()
46 switch (axi->axi_blen[i]) { in dwmac4_dma_axi()
79 u32 rxpbl = dma_cfg->rxpbl ?: dma_cfg->pbl; in dwmac4_dma_init_rx_chan()
93 u32 txpbl = dma_cfg->txpbl ?: dma_cfg->pbl; in dwmac4_dma_init_tx_chan()
111 /* common channel control register config */ in dwmac4_dma_init_channel()
113 if (dma_cfg->pblx8) in dwmac4_dma_init_channel()
[all …]
Ddwmac4_core.c2 * This is the driver for the GMAC on-chip Ethernet controller for ST SoCs.
29 void __iomem *ioaddr = hw->pcsr; in dwmac4_core_init()
31 int mtu = dev->mtu; in dwmac4_core_init()
40 if (hw->ps) { in dwmac4_core_init()
43 value &= hw->link.speed_mask; in dwmac4_core_init()
44 switch (hw->ps) { in dwmac4_core_init()
46 value |= hw->link.speed1000; in dwmac4_core_init()
49 value |= hw->link.speed100; in dwmac4_core_init()
52 value |= hw->link.speed10; in dwmac4_core_init()
62 if (hw->pcs) in dwmac4_core_init()
[all …]
/kernel/linux/linux-4.19/Documentation/devicetree/bindings/net/
Dstmmac.txt4 - compatible: Should be "snps,dwmac-<ip_version>", "snps,dwmac" or
5 "snps,dwxgmac-<ip_version>", "snps,dwxgmac".
6 For backwards compatibility: "st,spear600-gmac" is also supported.
7 - reg: Address and length of the register set for the device
8 - interrupts: Should contain the STMMAC interrupts
9 - interrupt-names: Should contain a list of interrupt names corresponding to
12 - "macirq" (combined signal for various interrupt events)
13 - "eth_wake_irq" (the interrupt to manage the remote wake-up packet detection)
14 - "eth_lpi" (the interrupt that occurs when Rx exits the LPI state)
15 - phy-mode: See ethernet.txt file in the same directory.
[all …]
/kernel/linux/linux-5.10/drivers/net/ethernet/synopsys/
Ddwc-xlgmac.h5 * This program is dual-licensed; you may select either version 2 of
21 #include <linux/dma-mapping.h>
29 #define XLGMAC_DRV_NAME "dwc-xlgmac"
46 #define XLGMAC_TX_MAX_BUF_SIZE (0x3fff & ~(64 - 1))
96 ((_ring)->desc_data_head + \
97 ((idx) & ((_ring)->dma_desc_count - 1))); \
103 ((var) & GENMASK(_pos + _len - 1, _pos)) >> (_pos); \
110 ((_var) & GENMASK(_pos + _len - 1, _pos)) >> (_pos); \
118 _val = (_val << _pos) & GENMASK(_pos + _len - 1, _pos); \
119 _var = (_var & ~GENMASK(_pos + _len - 1, _pos)) | _val; \
[all …]
Ddwc-xlgmac-hw.c5 * This program is dual-licensed; you may select either version 2 of
26 #include "dwc-xlgmac.h"
27 #include "dwc-xlgmac-reg.h"
31 return !XLGMAC_GET_REG_BITS_LE(dma_desc->desc3, in xlgmac_tx_complete()
40 regval = readl(pdata->mac_regs + MAC_RCR); in xlgmac_disable_rx_csum()
43 writel(regval, pdata->mac_regs + MAC_RCR); in xlgmac_disable_rx_csum()
52 regval = readl(pdata->mac_regs + MAC_RCR); in xlgmac_enable_rx_csum()
55 writel(regval, pdata->mac_regs + MAC_RCR); in xlgmac_enable_rx_csum()
68 writel(mac_addr_hi, pdata->mac_regs + MAC_MACA0HR); in xlgmac_set_mac_address()
69 writel(mac_addr_lo, pdata->mac_regs + MAC_MACA0LR); in xlgmac_set_mac_address()
[all …]
/kernel/linux/linux-4.19/drivers/net/ethernet/synopsys/
Ddwc-xlgmac.h5 * This program is dual-licensed; you may select either version 2 of
21 #include <linux/dma-mapping.h>
29 #define XLGMAC_DRV_NAME "dwc-xlgmac"
46 #define XLGMAC_TX_MAX_BUF_SIZE (0x3fff & ~(64 - 1))
96 ((_ring)->desc_data_head + \
97 ((idx) & ((_ring)->dma_desc_count - 1))); \
103 ((var) & GENMASK(_pos + _len - 1, _pos)) >> (_pos); \
110 ((_var) & GENMASK(_pos + _len - 1, _pos)) >> (_pos); \
118 _val = (_val << _pos) & GENMASK(_pos + _len - 1, _pos); \
119 _var = (_var & ~GENMASK(_pos + _len - 1, _pos)) | _val; \
[all …]
Ddwc-xlgmac-hw.c5 * This program is dual-licensed; you may select either version 2 of
26 #include "dwc-xlgmac.h"
27 #include "dwc-xlgmac-reg.h"
31 return !XLGMAC_GET_REG_BITS_LE(dma_desc->desc3, in xlgmac_tx_complete()
40 regval = readl(pdata->mac_regs + MAC_RCR); in xlgmac_disable_rx_csum()
43 writel(regval, pdata->mac_regs + MAC_RCR); in xlgmac_disable_rx_csum()
52 regval = readl(pdata->mac_regs + MAC_RCR); in xlgmac_enable_rx_csum()
55 writel(regval, pdata->mac_regs + MAC_RCR); in xlgmac_enable_rx_csum()
68 writel(mac_addr_hi, pdata->mac_regs + MAC_MACA0HR); in xlgmac_set_mac_address()
69 writel(mac_addr_lo, pdata->mac_regs + MAC_MACA0LR); in xlgmac_set_mac_address()
[all …]
/kernel/linux/linux-5.10/arch/arm/boot/dts/
Dartpec6.dtsi2 * Device Tree Source for the Axis ARTPEC-6 SoC
4 * This file is dual-licensed: you can use it either under the terms
43 #include <dt-bindings/interrupt-controller/arm-gic.h>
44 #include <dt-bindings/dma/nbpfaxi.h>
45 #include <dt-bindings/clock/axis,artpec6-clkctrl.h>
48 #address-cells = <1>;
49 #size-cells = <1>;
51 interrupt-parent = <&intc>;
54 #address-cells = <1>;
55 #size-cells = <0>;
[all …]
/kernel/linux/linux-4.19/arch/arm/boot/dts/
Dartpec6.dtsi2 * Device Tree Source for the Axis ARTPEC-6 SoC
4 * This file is dual-licensed: you can use it either under the terms
43 #include <dt-bindings/interrupt-controller/arm-gic.h>
44 #include <dt-bindings/dma/nbpfaxi.h>
45 #include <dt-bindings/clock/axis,artpec6-clkctrl.h>
50 interrupt-parent = <&intc>;
53 #address-cells = <1>;
54 #size-cells = <0>;
58 compatible = "arm,cortex-a9";
60 next-level-cache = <&pl310>;
[all …]
/kernel/linux/linux-5.10/drivers/net/ethernet/amd/xgbe/
Dxgbe.h9 * Copyright (c) 2014-2016 Advanced Micro Devices, Inc.
59 * Copyright (c) 2014-2016 Advanced Micro Devices, Inc.
120 #include <linux/dma-mapping.h>
137 #define XGBE_DRV_NAME "amd-xgbe"
151 #define XGBE_TX_MAX_BUF_SIZE (0x3fff & ~(64 - 1))
157 * - Maximum number of SKB frags
158 * - Maximum descriptors for contiguous TSO/GSO packet
159 * - Possible context descriptor
160 * - Possible TSO header descriptor
174 /* DMA cache settings - Outer sharable, write-back, write-allocate */
[all …]
Dxgbe-dev.c9 * Copyright (c) 2014-2016 Advanced Micro Devices, Inc.
59 * Copyright (c) 2014-2016 Advanced Micro Devices, Inc.
125 #include "xgbe-common.h"
129 return pdata->netdev->mtu + ETH_HLEN + ETH_FCS_LEN + VLAN_HLEN; in xgbe_get_max_frame()
138 DBGPR("-->xgbe_usec_to_riwt\n"); in xgbe_usec_to_riwt()
140 rate = pdata->sysclk_rate; in xgbe_usec_to_riwt()
150 DBGPR("<--xgbe_usec_to_riwt\n"); in xgbe_usec_to_riwt()
161 DBGPR("-->xgbe_riwt_to_usec\n"); in xgbe_riwt_to_usec()
163 rate = pdata->sysclk_rate; in xgbe_riwt_to_usec()
173 DBGPR("<--xgbe_riwt_to_usec\n"); in xgbe_riwt_to_usec()
[all …]
Dxgbe-drv.c9 * Copyright (c) 2014-2016 Advanced Micro Devices, Inc.
59 * Copyright (c) 2014-2016 Advanced Micro Devices, Inc.
129 #include "xgbe-common.h"
176 for (i = 0; i < ARRAY_SIZE(pdata->channel); i++) { in xgbe_free_channels()
177 if (!pdata->channel[i]) in xgbe_free_channels()
180 kfree(pdata->channel[i]->rx_ring); in xgbe_free_channels()
181 kfree(pdata->channel[i]->tx_ring); in xgbe_free_channels()
182 kfree(pdata->channel[i]); in xgbe_free_channels()
184 pdata->channel[i] = NULL; in xgbe_free_channels()
187 pdata->channel_count = 0; in xgbe_free_channels()
[all …]
/kernel/linux/linux-4.19/drivers/net/ethernet/amd/xgbe/
Dxgbe.h9 * Copyright (c) 2014-2016 Advanced Micro Devices, Inc.
59 * Copyright (c) 2014-2016 Advanced Micro Devices, Inc.
120 #include <linux/dma-mapping.h>
137 #define XGBE_DRV_NAME "amd-xgbe"
152 #define XGBE_TX_MAX_BUF_SIZE (0x3fff & ~(64 - 1))
158 * - Maximum number of SKB frags
159 * - Maximum descriptors for contiguous TSO/GSO packet
160 * - Possible context descriptor
161 * - Possible TSO header descriptor
175 /* DMA cache settings - Outer sharable, write-back, write-allocate */
[all …]
Dxgbe-dev.c9 * Copyright (c) 2014-2016 Advanced Micro Devices, Inc.
59 * Copyright (c) 2014-2016 Advanced Micro Devices, Inc.
125 #include "xgbe-common.h"
129 return pdata->netdev->mtu + ETH_HLEN + ETH_FCS_LEN + VLAN_HLEN; in xgbe_get_max_frame()
138 DBGPR("-->xgbe_usec_to_riwt\n"); in xgbe_usec_to_riwt()
140 rate = pdata->sysclk_rate; in xgbe_usec_to_riwt()
150 DBGPR("<--xgbe_usec_to_riwt\n"); in xgbe_usec_to_riwt()
161 DBGPR("-->xgbe_riwt_to_usec\n"); in xgbe_riwt_to_usec()
163 rate = pdata->sysclk_rate; in xgbe_riwt_to_usec()
173 DBGPR("<--xgbe_riwt_to_usec\n"); in xgbe_riwt_to_usec()
[all …]
Dxgbe-drv.c9 * Copyright (c) 2014-2016 Advanced Micro Devices, Inc.
59 * Copyright (c) 2014-2016 Advanced Micro Devices, Inc.
130 #include "xgbe-common.h"
177 for (i = 0; i < ARRAY_SIZE(pdata->channel); i++) { in xgbe_free_channels()
178 if (!pdata->channel[i]) in xgbe_free_channels()
181 kfree(pdata->channel[i]->rx_ring); in xgbe_free_channels()
182 kfree(pdata->channel[i]->tx_ring); in xgbe_free_channels()
183 kfree(pdata->channel[i]); in xgbe_free_channels()
185 pdata->channel[i] = NULL; in xgbe_free_channels()
188 pdata->channel_count = 0; in xgbe_free_channels()
[all …]
/kernel/linux/linux-5.10/arch/arm64/boot/dts/mediatek/
Dmt2712e.dtsi5 * SPDX-License-Identifier: (GPL-2.0 OR MIT)
8 #include <dt-bindings/clock/mt2712-clk.h>
9 #include <dt-bindings/interrupt-controller/irq.h>
10 #include <dt-bindings/interrupt-controller/arm-gic.h>
11 #include <dt-bindings/memory/mt2712-larb-port.h>
12 #include <dt-bindings/phy/phy.h>
13 #include <dt-bindings/power/mt2712-power.h>
14 #include "mt2712-pinfunc.h"
18 interrupt-parent = <&sysirq>;
19 #address-cells = <2>;
[all …]

12