Home
last modified time | relevance | path

Searched +full:op +full:- +full:mode (Results 1 – 25 of 1054) sorted by relevance

12345678910>>...43

/kernel/linux/linux-5.10/Documentation/userspace-api/media/cec/
Dcec-pin-error-inj.rst1 .. SPDX-License-Identifier: GFDL-1.1-no-invariants-or-later
7 has low-level support for the CEC bus. Most hardware today will have
8 high-level CEC support where the hardware deals with driving the CEC bus,
17 Currently only the cec-gpio driver (when the CEC line is directly
18 connected to a pull-up GPIO line) and the AllWinner A10/A20 drm driver
23 now an ``error-inj`` file.
30 With ``cat error-inj`` you can see both the possible commands and the current
33 $ cat /sys/kernel/debug/cec/cec0/error-inj
36 # rx-clear clear all rx error injections
37 # tx-clear clear all tx error injections
[all …]
/kernel/linux/linux-4.19/Documentation/media/uapi/cec/
Dcec-pin-error-inj.rst5 has low-level support for the CEC bus. Most hardware today will have
6 high-level CEC support where the hardware deals with driving the CEC bus,
15 Currently only the cec-gpio driver (when the CEC line is directly
16 connected to a pull-up GPIO line) and the AllWinner A10/A20 drm driver
21 now an ``error-inj`` file.
28 With ``cat error-inj`` you can see both the possible commands and the current
31 $ cat /sys/kernel/debug/cec/cec0/error-inj
34 # rx-clear clear all rx error injections
35 # tx-clear clear all tx error injections
36 # <op> clear clear all rx and tx error injections for <op>
[all …]
/kernel/linux/linux-5.10/drivers/crypto/allwinner/sun4i-ss/
Dsun4i-ss-cipher.c1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * sun4i-ss-cipher.c - hardware cryptographic accelerator for Allwinner A20 SoC
5 * Copyright (C) 2013-2015 Corentin LABBE <clabbe.montjoie@gmail.com>
8 * keysize in CBC and ECB mode.
9 * Add support also for DES and 3DES in CBC and ECB mode.
13 #include "sun4i-ss.h"
18 struct sun4i_tfm_ctx *op = crypto_skcipher_ctx(tfm); in sun4i_ss_opti_poll() local
19 struct sun4i_ss_ctx *ss = op->ss; in sun4i_ss_opti_poll()
22 u32 mode = ctx->mode; in sun4i_ss_opti_poll() local
31 unsigned int ileft = areq->cryptlen; in sun4i_ss_opti_poll()
[all …]
Dsun4i-ss-hash.c1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * sun4i-ss-hash.c - hardware cryptographic accelerator for Allwinner A20 SoC
5 * Copyright (C) 2013-2015 Corentin LABBE <clabbe.montjoie@gmail.com>
11 #include "sun4i-ss.h"
20 struct sun4i_tfm_ctx *op = crypto_tfm_ctx(tfm); in sun4i_hash_crainit() local
21 struct ahash_alg *alg = __crypto_ahash_alg(tfm->__crt_alg); in sun4i_hash_crainit()
25 memset(op, 0, sizeof(struct sun4i_tfm_ctx)); in sun4i_hash_crainit()
28 op->ss = algt->ss; in sun4i_hash_crainit()
30 err = pm_runtime_get_sync(op->ss->dev); in sun4i_hash_crainit()
41 struct sun4i_tfm_ctx *op = crypto_tfm_ctx(tfm); in sun4i_hash_craexit() local
[all …]
/kernel/linux/linux-4.19/drivers/crypto/sunxi-ss/
Dsun4i-ss-cipher.c2 * sun4i-ss-cipher.c - hardware cryptographic accelerator for Allwinner A20 SoC
4 * Copyright (C) 2013-2015 Corentin LABBE <clabbe.montjoie@gmail.com>
7 * keysize in CBC and ECB mode.
8 * Add support also for DES and 3DES in CBC and ECB mode.
17 #include "sun4i-ss.h"
22 struct sun4i_tfm_ctx *op = crypto_skcipher_ctx(tfm); in sun4i_ss_opti_poll() local
23 struct sun4i_ss_ctx *ss = op->ss; in sun4i_ss_opti_poll()
26 u32 mode = ctx->mode; in sun4i_ss_opti_poll() local
34 unsigned int ileft = areq->cryptlen; in sun4i_ss_opti_poll()
35 unsigned int oleft = areq->cryptlen; in sun4i_ss_opti_poll()
[all …]
Dsun4i-ss-hash.c2 * sun4i-ss-hash.c - hardware cryptographic accelerator for Allwinner A20 SoC
4 * Copyright (C) 2013-2015 Corentin LABBE <clabbe.montjoie@gmail.com>
15 #include "sun4i-ss.h"
23 struct sun4i_tfm_ctx *op = crypto_tfm_ctx(tfm); in sun4i_hash_crainit() local
24 struct ahash_alg *alg = __crypto_ahash_alg(tfm->__crt_alg); in sun4i_hash_crainit()
27 memset(op, 0, sizeof(struct sun4i_tfm_ctx)); in sun4i_hash_crainit()
30 op->ss = algt->ss; in sun4i_hash_crainit()
40 struct sun4i_req_ctx *op = ahash_request_ctx(areq); in sun4i_hash_init() local
42 struct ahash_alg *alg = __crypto_ahash_alg(tfm->base.__crt_alg); in sun4i_hash_init()
45 memset(op, 0, sizeof(struct sun4i_req_ctx)); in sun4i_hash_init()
[all …]
/kernel/linux/linux-5.10/drivers/media/cec/core/
Dcec-pin-error-inj.c1 // SPDX-License-Identifier: GPL-2.0-only
10 #include <media/cec-pin.h>
11 #include "cec-pin-priv.h"
20 { CEC_ERROR_INJ_RX_NACK_OFFSET, -1, "rx-nack" },
22 CEC_ERROR_INJ_RX_LOW_DRIVE_ARG_IDX, "rx-low-drive" },
23 { CEC_ERROR_INJ_RX_ADD_BYTE_OFFSET, -1, "rx-add-byte" },
24 { CEC_ERROR_INJ_RX_REMOVE_BYTE_OFFSET, -1, "rx-remove-byte" },
26 CEC_ERROR_INJ_RX_ARB_LOST_ARG_IDX, "rx-arb-lost" },
28 { CEC_ERROR_INJ_TX_NO_EOM_OFFSET, -1, "tx-no-eom" },
29 { CEC_ERROR_INJ_TX_EARLY_EOM_OFFSET, -1, "tx-early-eom" },
[all …]
/kernel/linux/linux-4.19/drivers/media/cec/
Dcec-pin-error-inj.c1 // SPDX-License-Identifier: GPL-2.0-only
10 #include <media/cec-pin.h>
11 #include "cec-pin-priv.h"
20 { CEC_ERROR_INJ_RX_NACK_OFFSET, -1, "rx-nack" },
22 CEC_ERROR_INJ_RX_LOW_DRIVE_ARG_IDX, "rx-low-drive" },
23 { CEC_ERROR_INJ_RX_ADD_BYTE_OFFSET, -1, "rx-add-byte" },
24 { CEC_ERROR_INJ_RX_REMOVE_BYTE_OFFSET, -1, "rx-remove-byte" },
26 CEC_ERROR_INJ_RX_ARB_LOST_ARG_IDX, "rx-arb-lost" },
28 { CEC_ERROR_INJ_TX_NO_EOM_OFFSET, -1, "tx-no-eom" },
29 { CEC_ERROR_INJ_TX_EARLY_EOM_OFFSET, -1, "tx-early-eom" },
[all …]
/kernel/linux/linux-5.10/drivers/spi/
Datmel-quadspi.c1 // SPDX-License-Identifier: GPL-2.0
11 * This driver is based on drivers/mtd/spi-nor/fsl-quadspi.c from Freescale.
24 #include <linux/spi/spi-mem.h>
28 #define QSPI_MR 0x0004 /* Mode Register */
43 #define QSPI_SMR 0x0040 /* Scrambling Mode Register */
46 #define QSPI_WPMR 0x00E4 /* Write Protection Mode Register */
58 /* Bitfields in QSPI_MR (Mode Register) */
68 #define QSPI_MR_NBBITS(n) ((((n) - 8) << 8) & QSPI_MR_NBBITS_MASK)
126 /* Bitfields in QSPI_SMR (Scrambling Mode Register) */
130 /* Bitfields in QSPI_WPMR (Write Protection Mode Register) */
[all …]
Dspi-hisi-sfc-v3xx.c1 // SPDX-License-Identifier: GPL-2.0-only
18 #include <linux/spi/spi-mem.h>
46 /* IO Mode definition in HISI_SFC_V3XX_CMD_CFG */
56 * The IO modes lookup table. hisi_sfc_v3xx_io_modes[(z - 1) / 2][y / 2][x / 2]
57 * stands for x-y-z mode, as described in SFDP terminology. -EIO indicates
58 * an invalid mode.
63 { HISI_SFC_V3XX_DIO, HISI_SFC_V3XX_FULL_DIO, -EIO },
64 { -EIO, -EIO, -EIO },
68 { -EIO, -EIO, -EIO },
69 { HISI_SFC_V3XX_QIO, -EIO, HISI_SFC_V3XX_FULL_QIO },
[all …]
Dspi-mxic.c1 // SPDX-License-Identifier: GPL-2.0
18 #include <linux/spi/spi-mem.h>
72 #define OP_CMD_BYTES(x) (((x) - 1) << 13)
181 ret = clk_prepare_enable(mxic->send_clk); in mxic_spi_clk_enable()
185 ret = clk_prepare_enable(mxic->send_dly_clk); in mxic_spi_clk_enable()
192 clk_disable_unprepare(mxic->send_clk); in mxic_spi_clk_enable()
199 clk_disable_unprepare(mxic->send_clk); in mxic_spi_clk_disable()
200 clk_disable_unprepare(mxic->send_dly_clk); in mxic_spi_clk_disable()
209 mxic->regs + IDLY_CODE(0)); in mxic_spi_set_input_delay_dqs()
214 mxic->regs + IDLY_CODE(1)); in mxic_spi_set_input_delay_dqs()
[all …]
Dspi-mem.c1 // SPDX-License-Identifier: GPL-2.0+
11 #include <linux/spi/spi-mem.h>
18 * spi_controller_dma_map_mem_op_data() - DMA-map the buffer attached to a
21 * @op: the memory operation containing the buffer to map
22 * @sgt: a pointer to a non-initialized sg_table that will be filled by this
25 * Some controllers might want to do DMA on the data buffer embedded in @op.
26 * This helper prepares everything for you and provides a ready-to-use
30 * op->data.buf.{in,out} is DMA-able before calling this function.
35 const struct spi_mem_op *op, in spi_controller_dma_map_mem_op_data() argument
40 if (!op->data.nbytes) in spi_controller_dma_map_mem_op_data()
[all …]
Dspi-zynq-qspi.c1 // SPDX-License-Identifier: GPL-2.0+
18 #include <linux/spi/spi-mem.h>
28 #define ZYNQ_QSPI_TXD_00_00_OFFSET 0x1C /* Transmit 4-byte inst, WO */
29 #define ZYNQ_QSPI_TXD_00_01_OFFSET 0x80 /* Transmit 1-byte inst, WO */
30 #define ZYNQ_QSPI_TXD_00_10_OFFSET 0x84 /* Transmit 2-byte inst, WO */
31 #define ZYNQ_QSPI_TXD_00_11_OFFSET 0x88 /* Transmit 3-byte inst, WO */
48 #define ZYNQ_QSPI_CONFIG_MANSRTEN_MASK BIT(15) /* Enable Manual TX Mode */
54 #define ZYNQ_QSPI_CONFIG_MSTREN_MASK BIT(0) /* Master Mode */
57 * QSPI Configuration Register - Baud rate and slave select
98 * linear mode also.
[all …]
/kernel/linux/linux-4.19/lib/zlib_inflate/
Dinffast.c1 /* inffast.c -- fast decoding
2 * Copyright (C) 1995-2004 Mark Adler
33 available, an end-of-block is encountered, or a data error is encountered.
40 state->mode == LEN
41 strm->avail_in >= 6
42 strm->avail_out >= 258
43 start >= strm->avail_out
44 state->bits < 8
46 On return, state->mode is one of:
48 LEN -- ran out of enough output space or enough available input
[all …]
/kernel/linux/linux-5.10/lib/zlib_inflate/
Dinffast.c1 /* inffast.c -- fast decoding
2 * Copyright (C) 1995-2004 Mark Adler
33 available, an end-of-block is encountered, or a data error is encountered.
40 state->mode == LEN
41 strm->avail_in >= 6
42 strm->avail_out >= 258
43 start >= strm->avail_out
44 state->bits < 8
46 On return, state->mode is one of:
48 LEN -- ran out of enough output space or enough available input
[all …]
/kernel/linux/linux-5.10/fs/afs/
Dinode.c36 pr_warn("kAFS: AFS vnode with undefined type %u\n", vnode->status.type); in dump_vnode()
38 vnode->status.abort_code, in dump_vnode()
39 vnode->status.mode, in dump_vnode()
40 vnode->status.size, in dump_vnode()
41 vnode->status.data_version); in dump_vnode()
43 vnode->fid.vid, in dump_vnode()
44 vnode->fid.vnode, in dump_vnode()
45 vnode->fid.unique); in dump_vnode()
48 parent_vnode->fid.vid, in dump_vnode()
49 parent_vnode->fid.vnode, in dump_vnode()
[all …]
/kernel/linux/linux-4.19/drivers/block/paride/
Don20.c2 on20.c (c) 1996-8 Grant R. Guenther <grant@torque.net>
5 on20.c is a low-level protocol driver for the
27 #define op(f) w2(4);w0(f);w2(5);w2(0xd);w2(5);w2(0xd);w2(5);w2(4); macro
32 /* cont = 0 - access the IDE register file
33 cont = 1 - access the IDE command set
42 op(1); vl(r); op(0); in on20_read_regr()
44 switch (pi->mode) { in on20_read_regr()
56 return -1; in on20_read_regr()
65 op(1); vl(r); in on20_write_regr()
66 op(0); vl(val); in on20_write_regr()
[all …]
/kernel/linux/linux-5.10/drivers/block/paride/
Don20.c2 on20.c (c) 1996-8 Grant R. Guenther <grant@torque.net>
5 on20.c is a low-level protocol driver for the
27 #define op(f) w2(4);w0(f);w2(5);w2(0xd);w2(5);w2(0xd);w2(5);w2(4); macro
32 /* cont = 0 - access the IDE register file
33 cont = 1 - access the IDE command set
42 op(1); vl(r); op(0); in on20_read_regr()
44 switch (pi->mode) { in on20_read_regr()
56 return -1; in on20_read_regr()
65 op(1); vl(r); in on20_write_regr()
66 op(0); vl(val); in on20_write_regr()
[all …]
/kernel/linux/linux-4.19/drivers/crypto/ccp/
Dccp-ops.c22 #include "ccp-dev.h"
59 #define CCP_NEW_JOBID(ccp) ((ccp->vdata->version == CCP_VERSION(3, 0)) ? \
64 return atomic_inc_return(&ccp->current_id) & CCP_JOBID_MASK; in ccp_gen_jobid()
69 if (wa->dma_count) in ccp_sg_free()
70 dma_unmap_sg(wa->dma_dev, wa->dma_sg_head, wa->nents, wa->dma_dir); in ccp_sg_free()
72 wa->dma_count = 0; in ccp_sg_free()
81 wa->sg = sg; in ccp_init_sg_workarea()
85 wa->nents = sg_nents_for_len(sg, len); in ccp_init_sg_workarea()
86 if (wa->nents < 0) in ccp_init_sg_workarea()
87 return wa->nents; in ccp_init_sg_workarea()
[all …]
/kernel/linux/linux-5.10/drivers/crypto/ccp/
Dccp-ops.c1 // SPDX-License-Identifier: GPL-2.0-only
5 * Copyright (C) 2013-2019 Advanced Micro Devices, Inc.
11 #include <linux/dma-mapping.h>
19 #include "ccp-dev.h"
56 #define CCP_NEW_JOBID(ccp) ((ccp->vdata->version == CCP_VERSION(3, 0)) ? \
61 return atomic_inc_return(&ccp->current_id) & CCP_JOBID_MASK; in ccp_gen_jobid()
66 if (wa->dma_count) in ccp_sg_free()
67 dma_unmap_sg(wa->dma_dev, wa->dma_sg_head, wa->nents, wa->dma_dir); in ccp_sg_free()
69 wa->dma_count = 0; in ccp_sg_free()
78 wa->sg = sg; in ccp_init_sg_workarea()
[all …]
/kernel/linux/linux-5.10/include/sound/
Dopl3.h1 /* SPDX-License-Identifier: GPL-2.0-or-later */
6 * Definitions of the OPL-3 registers.
9 * Hannu Savolainen 1993-1996
11 * The OPL-3 mode is switched on by writing 0x01, to the offset 5
15 * a bit mask defining which voices are used as 4 OP voices.
17 * The percussive mode is implemented in the left side only.
21 * A 4 OP voice can be created by setting the corresponding
25 * first voice on the right side to the 4 OP mode. The fourth
28 * If a voice is set to the 2 OP mode, it works like 2 OP modes
31 * even be left unconnected. This works with 4 OP voices also.
[all …]
/kernel/linux/linux-4.19/include/sound/
Dopl3.h5 * Definitions of the OPL-3 registers.
8 * Hannu Savolainen 1993-1996
11 * The OPL-3 mode is switched on by writing 0x01, to the offset 5
15 * a bit mask defining which voices are used as 4 OP voices.
17 * The percussive mode is implemented in the left side only.
21 * A 4 OP voice can be created by setting the corresponding
25 * first voice on the right side to the 4 OP mode. The fourth
28 * If a voice is set to the 2 OP mode, it works like 2 OP modes
31 * even be left unconnected. This works with 4 OP voices also.
34 * register of the voice (0xC0-0xC8). In 4 OP voices these bits are
[all …]
/kernel/linux/linux-4.19/drivers/spi/
Dspi-mem.c1 // SPDX-License-Identifier: GPL-2.0+
11 #include <linux/spi/spi-mem.h>
18 * spi_controller_dma_map_mem_op_data() - DMA-map the buffer attached to a
21 * @op: the memory operation containing the buffer to map
22 * @sgt: a pointer to a non-initialized sg_table that will be filled by this
25 * Some controllers might want to do DMA on the data buffer embedded in @op.
26 * This helper prepares everything for you and provides a ready-to-use
30 * op->data.buf.{in,out} is DMA-able before calling this function.
35 const struct spi_mem_op *op, in spi_controller_dma_map_mem_op_data() argument
40 if (!op->data.nbytes) in spi_controller_dma_map_mem_op_data()
[all …]
/kernel/linux/linux-4.19/drivers/video/fbdev/
Dcg14.c103 u8 tms[2]; /* Test Mode Status Regs */
108 u32 tmr; /* Test Mode Read Back */
159 u8 mode; /* Mode Register */ member
174 * the screen in four parts, while operating in 24 bits mode. Each
202 int mode; member
208 struct cg14_regs __iomem *regs = par->regs; in __cg14_reset()
211 val = sbus_readb(&regs->mcr); in __cg14_reset()
213 sbus_writeb(val, &regs->mcr); in __cg14_reset()
218 struct cg14_par *par = (struct cg14_par *) info->par; in cg14_pan_display()
222 * graphics mode. in cg14_pan_display()
[all …]
/kernel/linux/linux-5.10/drivers/video/fbdev/
Dcg14.c1 // SPDX-License-Identifier: GPL-2.0-only
104 u8 tms[2]; /* Test Mode Status Regs */
109 u32 tmr; /* Test Mode Read Back */
160 u8 mode; /* Mode Register */ member
175 * the screen in four parts, while operating in 24 bits mode. Each
203 int mode; member
209 struct cg14_regs __iomem *regs = par->regs; in __cg14_reset()
212 val = sbus_readb(&regs->mcr); in __cg14_reset()
214 sbus_writeb(val, &regs->mcr); in __cg14_reset()
219 struct cg14_par *par = (struct cg14_par *) info->par; in cg14_pan_display()
[all …]

12345678910>>...43