| /kernel/linux/linux-5.10/Documentation/devicetree/bindings/mmc/ |
| D | sdhci-am654.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
2 # Copyright (C) 2020 Texas Instruments Incorporated - http://www.ti.com/
4 ---
5 $id: "http://devicetree.org/schemas/mmc/sdhci-am654.yaml#"
6 $schema: "http://devicetree.org/meta-schemas/core.yaml#"
11 - Ulf Hansson <ulf.hansson@linaro.org>
14 - $ref: mmc-controller.yaml#
19 - ti,am654-sdhci-5.1
20 - ti,j721e-sdhci-8bit
21 - ti,j721e-sdhci-4bit
[all …]
|
| D | mmc-controller.yaml | 1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/mmc/mmc-controller.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Ulf Hansson <ulf.hansson@linaro.org>
25 "#address-cells":
30 "#size-cells":
37 broken-cd:
42 cd-gpios:
46 non-removable:
[all …]
|
| D | marvell,xenon-sdhci.txt | 11 - compatible: should be one of the following
12 - "marvell,armada-3700-sdhci": For controllers on Armada-3700 SoC.
13 Must provide a second register area and marvell,pad-type.
14 - "marvell,armada-ap806-sdhci": For controllers on Armada AP806.
15 - "marvell,armada-cp110-sdhci": For controllers on Armada CP110.
17 - clocks:
22 - clock-names:
27 - reg:
28 * For "marvell,armada-3700-sdhci", two register areas.
31 Please follow the examples with compatible "marvell,armada-3700-sdhci"
[all …]
|
| D | arasan,sdhci.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: "http://devicetree.org/meta-schemas/core.yaml#"
10 - Adrian Hunter <adrian.hunter@intel.com>
13 - $ref: "mmc-controller.yaml#"
14 - if:
18 const: arasan,sdhci-5.1
21 - phys
22 - phy-names
23 - if:
[all …]
|
| /kernel/linux/linux-4.19/Documentation/devicetree/bindings/mmc/ |
| D | marvell,xenon-sdhci.txt | 11 - compatible: should be one of the following
12 - "marvell,armada-3700-sdhci": For controllers on Armada-3700 SoC.
13 Must provide a second register area and marvell,pad-type.
14 - "marvell,armada-ap806-sdhci": For controllers on Armada AP806.
15 - "marvell,armada-cp110-sdhci": For controllers on Armada CP110.
17 - clocks:
22 - clock-names:
27 - reg:
28 * For "marvell,armada-3700-sdhci", two register areas.
31 Please follow the examples with compatible "marvell,armada-3700-sdhci"
[all …]
|
| /kernel/linux/linux-4.19/Documentation/arm/stm32/ |
| D | stm32h743-overview.rst | 5 ------------
7 The STM32H743 is a Cortex-M7 MCU aimed at various applications.
10 - Cortex-M7 core running up to @400MHz
11 - 2MB internal flash, 1MBytes internal RAM
12 - FMC controller to connect SDRAM, NOR and NAND memories
13 - Dual mode QSPI
14 - SD/MMC/SDIO support
15 - Ethernet controller
16 - USB OTFG FS & HS controllers
17 - I2C, SPI, CAN busses support
[all …]
|
| D | stm32f746-overview.rst | 5 ------------
7 The STM32F746 is a Cortex-M7 MCU aimed at various applications.
10 - Cortex-M7 core running up to @216MHz
11 - 1MB internal flash, 320KBytes internal RAM (+4KB of backup SRAM)
12 - FMC controller to connect SDRAM, NOR and NAND memories
13 - Dual mode QSPI
14 - SD/MMC/SDIO support
15 - Ethernet controller
16 - USB OTFG FS & HS controllers
17 - I2C, SPI, CAN busses support
[all …]
|
| D | stm32f769-overview.rst | 5 ------------
7 The STM32F769 is a Cortex-M7 MCU aimed at various applications.
10 - Cortex-M7 core running up to @216MHz
11 - 2MB internal flash, 512KBytes internal RAM (+4KB of backup SRAM)
12 - FMC controller to connect SDRAM, NOR and NAND memories
13 - Dual mode QSPI
14 - SD/MMC/SDIO support*2
15 - Ethernet controller
16 - USB OTFG FS & HS controllers
17 - I2C*4, SPI*6, CAN*3 busses support
[all …]
|
| /kernel/linux/linux-4.19/drivers/media/i2c/soc_camera/ |
| D | tw9910.c | 10 * Copyright 2006-7 Jonathan Corbet <corbet@lwn.net>
25 #include <linux/v4l2-mediabus.h>
30 #include <media/v4l2-clk.h>
31 #include <media/v4l2-subdev.h>
137 #define IFSEL_S 0x10 /* 01 : S-video decoding */
147 /* 1 : ITU-R-656 compatible data sequence format */
148 #define LEN 0x40 /* 0 : 8-bit YCrCb 4:2:2 output format */
149 /* 1 : 16-bit YCrCb 4:2:2 output format.*/
151 /* 0 : free-run output mode */
152 #define AINC 0x10 /* Serial interface auto-indexing control */
[all …]
|
| /kernel/linux/linux-5.10/Documentation/arm/stm32/ |
| D | stm32h743-overview.rst | 6 ------------
8 The STM32H743 is a Cortex-M7 MCU aimed at various applications.
11 - Cortex-M7 core running up to @400MHz
12 - 2MB internal flash, 1MBytes internal RAM
13 - FMC controller to connect SDRAM, NOR and NAND memories
14 - Dual mode QSPI
15 - SD/MMC/SDIO support
16 - Ethernet controller
17 - USB OTFG FS & HS controllers
18 - I2C, SPI, CAN busses support
[all …]
|
| D | stm32f746-overview.rst | 6 ------------
8 The STM32F746 is a Cortex-M7 MCU aimed at various applications.
11 - Cortex-M7 core running up to @216MHz
12 - 1MB internal flash, 320KBytes internal RAM (+4KB of backup SRAM)
13 - FMC controller to connect SDRAM, NOR and NAND memories
14 - Dual mode QSPI
15 - SD/MMC/SDIO support
16 - Ethernet controller
17 - USB OTFG FS & HS controllers
18 - I2C, SPI, CAN busses support
[all …]
|
| D | stm32f769-overview.rst | 6 ------------
8 The STM32F769 is a Cortex-M7 MCU aimed at various applications.
11 - Cortex-M7 core running up to @216MHz
12 - 2MB internal flash, 512KBytes internal RAM (+4KB of backup SRAM)
13 - FMC controller to connect SDRAM, NOR and NAND memories
14 - Dual mode QSPI
15 - SD/MMC/SDIO support*2
16 - Ethernet controller
17 - USB OTFG FS & HS controllers
18 - I2C*4, SPI*6, CAN*3 busses support
[all …]
|
| /kernel/linux/linux-5.10/arch/arm/boot/dts/ |
| D | uniphier-pxs2.dtsi | 1 // SPDX-License-Identifier: GPL-2.0+ OR MIT
5 // Copyright (C) 2015-2016 Socionext Inc.
8 #include <dt-bindings/gpio/uniphier-gpio.h>
9 #include <dt-bindings/thermal/thermal.h>
12 compatible = "socionext,uniphier-pxs2";
13 #address-cells = <1>;
14 #size-cells = <1>;
17 #address-cells = <1>;
18 #size-cells = <0>;
22 compatible = "arm,cortex-a9";
[all …]
|
| D | uniphier-pro5.dtsi | 1 // SPDX-License-Identifier: GPL-2.0+ OR MIT
5 // Copyright (C) 2015-2016 Socionext Inc.
9 compatible = "socionext,uniphier-pro5";
10 #address-cells = <1>;
11 #size-cells = <1>;
14 #address-cells = <1>;
15 #size-cells = <0>;
19 compatible = "arm,cortex-a9";
22 enable-method = "psci";
23 next-level-cache = <&l2>;
[all …]
|
| /kernel/linux/linux-5.10/drivers/media/i2c/ |
| D | tw9910.c | 1 // SPDX-License-Identifier: GPL-2.0
13 * Copyright 2006-7 Jonathan Corbet <corbet@lwn.net>
26 #include <linux/v4l2-mediabus.h>
30 #include <media/v4l2-subdev.h>
136 #define IFSEL_S 0x10 /* 01 : S-video decoding */
146 /* 1 : ITU-R-656 compatible data sequence format */
147 #define LEN 0x40 /* 0 : 8-bit YCrCb 4:2:2 output format */
148 /* 1 : 16-bit YCrCb 4:2:2 output format.*/
150 /* 0 : free-run output mode */
151 #define AINC 0x10 /* Serial interface auto-indexing control */
[all …]
|
| D | tvp514x.c | 1 // SPDX-License-Identifier: GPL-2.0-only
15 * Karicheri Muralidharan <m-karicheri2@ti.com>
24 #include <linux/v4l2-mediabus.h>
28 #include <media/v4l2-async.h>
29 #include <media/v4l2-device.h>
30 #include <media/v4l2-common.h>
31 #include <media/v4l2-mediabus.h>
32 #include <media/v4l2-fwnode.h>
33 #include <media/v4l2-ctrls.h>
35 #include <media/media-entity.h>
[all …]
|
| D | ths8200.c | 2 * ths8200 - Texas Instruments THS8200 video encoder driver
23 #include <linux/v4l2-dv-timings.h>
25 #include <media/v4l2-dv-timings.h>
26 #include <media/v4l2-async.h>
27 #include <media/v4l2-device.h>
33 MODULE_PARM_DESC(debug, "debug level (0-2)");
41 struct v4l2_subdev sd; member
56 static inline struct ths8200_state *to_state(struct v4l2_subdev *sd) in to_state() argument
58 return container_of(sd, struct ths8200_state, sd); in to_state()
71 static int ths8200_read(struct v4l2_subdev *sd, u8 reg) in ths8200_read() argument
[all …]
|
| /kernel/linux/linux-4.19/drivers/media/i2c/ |
| D | tw9910.c | 1 // SPDX-License-Identifier: GPL-2.0
13 * Copyright 2006-7 Jonathan Corbet <corbet@lwn.net>
26 #include <linux/v4l2-mediabus.h>
30 #include <media/v4l2-subdev.h>
136 #define IFSEL_S 0x10 /* 01 : S-video decoding */
146 /* 1 : ITU-R-656 compatible data sequence format */
147 #define LEN 0x40 /* 0 : 8-bit YCrCb 4:2:2 output format */
148 /* 1 : 16-bit YCrCb 4:2:2 output format.*/
150 /* 0 : free-run output mode */
151 #define AINC 0x10 /* Serial interface auto-indexing control */
[all …]
|
| D | tvp514x.c | 14 * Karicheri Muralidharan <m-karicheri2@ti.com>
33 #include <linux/v4l2-mediabus.h>
37 #include <media/v4l2-async.h>
38 #include <media/v4l2-device.h>
39 #include <media/v4l2-common.h>
40 #include <media/v4l2-mediabus.h>
41 #include <media/v4l2-fwnode.h>
42 #include <media/v4l2-ctrls.h>
44 #include <media/media-entity.h>
56 MODULE_PARM_DESC(debug, "Debug level (0-1)");
[all …]
|
| D | ths8200.c | 2 * ths8200 - Texas Instruments THS8200 video encoder driver
23 #include <linux/v4l2-dv-timings.h>
25 #include <media/v4l2-dv-timings.h>
26 #include <media/v4l2-async.h>
27 #include <media/v4l2-device.h>
33 MODULE_PARM_DESC(debug, "debug level (0-2)");
41 struct v4l2_subdev sd; member
56 static inline struct ths8200_state *to_state(struct v4l2_subdev *sd) in to_state() argument
58 return container_of(sd, struct ths8200_state, sd); in to_state()
71 static int ths8200_read(struct v4l2_subdev *sd, u8 reg) in ths8200_read() argument
[all …]
|
| /kernel/linux/linux-5.10/arch/arm64/boot/dts/socionext/ |
| D | uniphier-pxs3.dtsi | 1 // SPDX-License-Identifier: GPL-2.0+ OR MIT
8 #include <dt-bindings/gpio/gpio.h>
9 #include <dt-bindings/gpio/uniphier-gpio.h>
10 #include <dt-bindings/thermal/thermal.h>
13 compatible = "socionext,uniphier-pxs3";
14 #address-cells = <2>;
15 #size-cells = <2>;
16 interrupt-parent = <&gic>;
19 #address-cells = <2>;
20 #size-cells = <0>;
[all …]
|
| /kernel/linux/linux-5.10/drivers/media/platform/exynos4-is/ |
| D | mipi-csis.c | 1 // SPDX-License-Identifier: GPL-2.0-only
3 * Samsung S5P/EXYNOS SoC series MIPI-CSI receiver driver
5 * Copyright (C) 2011 - 2013 Samsung Electronics Co., Ltd.
29 #include <media/drv-intf/exynos-fimc.h>
30 #include <media/v4l2-fwnode.h>
31 #include <media/v4l2-subdev.h>
33 #include "mipi-csis.h"
37 MODULE_PARM_DESC(debug, "Debug level (0-2)");
51 /* D-PHY control */
62 #define S5PCSIS_CFG_FMT_USER(x) ((0x30 + x - 1) << 2)
[all …]
|
| /kernel/linux/linux-4.19/drivers/media/platform/exynos4-is/ |
| D | mipi-csis.c | 2 * Samsung S5P/EXYNOS SoC series MIPI-CSI receiver driver
4 * Copyright (C) 2011 - 2013 Samsung Electronics Co., Ltd.
32 #include <media/drv-intf/exynos-fimc.h>
33 #include <media/v4l2-fwnode.h>
34 #include <media/v4l2-subdev.h>
36 #include "mipi-csis.h"
40 MODULE_PARM_DESC(debug, "Debug level (0-2)");
54 /* D-PHY control */
65 #define S5PCSIS_CFG_FMT_USER(x) ((0x30 + x - 1) << 2)
112 /* Non-image packet data buffers */
[all …]
|
| /kernel/linux/linux-5.10/drivers/mmc/host/ |
| D | sdhci_am654.c | 1 // SPDX-License-Identifier: GPL-2.0
3 * sdhci_am654.c - SDHCI driver for TI's AM654 SOCs
5 * Copyright (C) 2018 Texas Instruments Incorporated - https://www.ti.com
18 #include "sdhci-pltfm.h"
105 [MMC_TIMING_LEGACY] = {"ti,otap-del-sel-legacy",
106 "ti,itap-del-sel-legacy",
108 [MMC_TIMING_MMC_HS] = {"ti,otap-del-sel-mmc-hs",
109 "ti,itap-del-sel-mmc-hs",
111 [MMC_TIMING_SD_HS] = {"ti,otap-del-sel-sd-hs",
112 "ti,itap-del-sel-sd-hs",
[all …]
|
| /kernel/linux/linux-4.19/arch/arm/boot/dts/ |
| D | qcom-apq8064-arrow-sd-600eval.dts | 1 // SPDX-License-Identifier: GPL-2.0
2 #include "qcom-apq8064-v2.0.dtsi"
3 #include "qcom-apq8064-arrow-sd-600eval-pins.dtsi"
4 #include <dt-bindings/gpio/gpio.h>
5 #include <dt-bindings/mfd/qcom-rpm.h>
22 compatible = "simple-bus";
23 vph: regulator-fixed@1 {
24 compatible = "regulator-fixed";
25 regulator-min-microvolt = <4500000>;
26 regulator-max-microvolt = <4500000>;
[all …]
|