Home
last modified time | relevance | path

Searched full:usdhc (Results 1 – 25 of 31) sorted by relevance

12

/kernel/linux/linux-5.10/Documentation/devicetree/bindings/mmc/
Dfsl-imx-esdhc.yaml30 - fsl,imx6q-usdhc
31 - fsl,imx6sl-usdhc
32 - fsl,imx6sx-usdhc
33 - fsl,imx6ull-usdhc
34 - fsl,imx7d-usdhc
35 - fsl,imx7ulp-usdhc
38 - fsl,imx8mm-usdhc
39 - fsl,imx8mn-usdhc
40 - fsl,imx8mp-usdhc
41 - fsl,imx8mq-usdhc
[all …]
/kernel/linux/linux-4.19/Documentation/devicetree/bindings/mmc/
Dfsl-imx-esdhc.txt15 "fsl,imx6q-usdhc"
16 "fsl,imx6sl-usdhc"
17 "fsl,imx6sx-usdhc"
18 "fsl,imx7d-usdhc"
25 due to signal path is too long on the board. Please refer to eSDHC/uSDHC
34 The uSDHC use one delay cell as default increasing step to do tuning process.
/kernel/linux/linux-5.10/arch/arm/boot/dts/
Dimx6ull.dtsi45 compatible = "fsl,imx6ull-usdhc", "fsl,imx6sx-usdhc";
49 compatible = "fsl,imx6ull-usdhc", "fsl,imx6sx-usdhc";
Dimx7ulp.dtsi219 compatible = "fsl,imx7ulp-usdhc", "fsl,imx6sx-usdhc";
233 compatible = "fsl,imx7ulp-usdhc", "fsl,imx6sx-usdhc";
Dimx6sl.dtsi858 compatible = "fsl,imx6sl-usdhc", "fsl,imx6q-usdhc";
870 compatible = "fsl,imx6sl-usdhc", "fsl,imx6q-usdhc";
882 compatible = "fsl,imx6sl-usdhc", "fsl,imx6q-usdhc";
894 compatible = "fsl,imx6sl-usdhc", "fsl,imx6q-usdhc";
Dimx6sll.dtsi712 compatible = "fsl,imx6sll-usdhc", "fsl,imx6sx-usdhc";
726 compatible = "fsl,imx6sll-usdhc", "fsl,imx6sx-usdhc";
740 compatible = "fsl,imx6sll-usdhc", "fsl,imx6sx-usdhc";
Dimx6sx.dtsi967 compatible = "fsl,imx6sx-usdhc", "fsl,imx6sl-usdhc";
979 compatible = "fsl,imx6sx-usdhc", "fsl,imx6sl-usdhc";
991 compatible = "fsl,imx6sx-usdhc", "fsl,imx6sl-usdhc";
1003 compatible = "fsl,imx6sx-usdhc", "fsl,imx6sl-usdhc";
Dimx7s.dtsi1130 compatible = "fsl,imx7d-usdhc", "fsl,imx6sl-usdhc";
1142 compatible = "fsl,imx7d-usdhc", "fsl,imx6sl-usdhc";
1154 compatible = "fsl,imx7d-usdhc", "fsl,imx6sl-usdhc";
/kernel/linux/linux-5.10/drivers/mmc/host/
Dsdhci-esdhc-imx.c143 * The flag tells that the ESDHC controller is an USDHC block that is
155 * uSDHC: ADMA Length Mismatch Error occurs if the AHB read access is slow,
167 * uSDHC: Due to the I/O timing limit, for SDR mode, SD card clock can't
320 { .compatible = "fsl,imx6sx-usdhc", .data = &usdhc_imx6sx_data, },
321 { .compatible = "fsl,imx6sl-usdhc", .data = &usdhc_imx6sl_data, },
322 { .compatible = "fsl,imx6sll-usdhc", .data = &usdhc_imx6sll_data, },
323 { .compatible = "fsl,imx6q-usdhc", .data = &usdhc_imx6q_data, },
324 { .compatible = "fsl,imx6ull-usdhc", .data = &usdhc_imx6ull_data, },
325 { .compatible = "fsl,imx7d-usdhc", .data = &usdhc_imx7d_data, },
326 { .compatible = "fsl,imx7ulp-usdhc", .data = &usdhc_imx7ulp_data, },
[all …]
/kernel/linux/linux-4.19/arch/arm/boot/dts/
Dimx6sl.dtsi841 usdhc1: usdhc@2190000 {
842 compatible = "fsl,imx6sl-usdhc", "fsl,imx6q-usdhc";
853 usdhc2: usdhc@2194000 {
854 compatible = "fsl,imx6sl-usdhc", "fsl,imx6q-usdhc";
865 usdhc3: usdhc@2198000 {
866 compatible = "fsl,imx6sl-usdhc", "fsl,imx6q-usdhc";
877 usdhc4: usdhc@219c000 {
878 compatible = "fsl,imx6sl-usdhc", "fsl,imx6q-usdhc";
Dimx7s.dtsi1011 usdhc1: usdhc@30b40000 {
1012 compatible = "fsl,imx7d-usdhc", "fsl,imx6sl-usdhc";
1023 usdhc2: usdhc@30b50000 {
1024 compatible = "fsl,imx7d-usdhc", "fsl,imx6sl-usdhc";
1035 usdhc3: usdhc@30b60000 {
1036 compatible = "fsl,imx7d-usdhc", "fsl,imx6sl-usdhc";
Dimx6sx.dtsi922 usdhc1: usdhc@2190000 {
923 compatible = "fsl,imx6sx-usdhc", "fsl,imx6sl-usdhc";
934 usdhc2: usdhc@2194000 {
935 compatible = "fsl,imx6sx-usdhc", "fsl,imx6sl-usdhc";
946 usdhc3: usdhc@2198000 {
947 compatible = "fsl,imx6sx-usdhc", "fsl,imx6sl-usdhc";
958 usdhc4: usdhc@219c000 {
959 compatible = "fsl,imx6sx-usdhc", "fsl,imx6sl-usdhc";
Dimx6sll.dtsi668 compatible = "fsl,imx6sll-usdhc", "fsl,imx6sx-usdhc";
682 compatible = "fsl,imx6sll-usdhc", "fsl,imx6sx-usdhc";
696 compatible = "fsl,imx6sll-usdhc", "fsl,imx6sx-usdhc";
Dimx6qdl.dtsi1032 usdhc1: usdhc@2190000 {
1033 compatible = "fsl,imx6q-usdhc";
1044 usdhc2: usdhc@2194000 {
1045 compatible = "fsl,imx6q-usdhc";
1056 usdhc3: usdhc@2198000 {
1057 compatible = "fsl,imx6q-usdhc";
1068 usdhc4: usdhc@219c000 {
1069 compatible = "fsl,imx6q-usdhc";
Dimx6ul.dtsi850 usdhc1: usdhc@2190000 {
851 compatible = "fsl,imx6ul-usdhc", "fsl,imx6sx-usdhc";
862 usdhc2: usdhc@2194000 {
863 compatible = "fsl,imx6ul-usdhc", "fsl,imx6sx-usdhc";
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/clock/
Dimx8qxp-lpcg.yaml65 compatible = "fsl,imx8qxp-usdhc", "fsl,imx7d-usdhc";
Dimx7ulp-scg-clock.yaml91 compatible = "fsl,imx7ulp-usdhc";
Dimx7ulp-pcc-clock.yaml113 compatible = "fsl,imx7ulp-usdhc";
/kernel/linux/linux-5.10/arch/arm64/boot/dts/freescale/
Dimx8qxp.dtsi365 compatible = "fsl,imx8qxp-usdhc", "fsl,imx7d-usdhc";
377 compatible = "fsl,imx8qxp-usdhc", "fsl,imx7d-usdhc";
391 compatible = "fsl,imx8qxp-usdhc", "fsl,imx7d-usdhc";
Dimx8mp.dtsi659 compatible = "fsl,imx8mp-usdhc", "fsl,imx7d-usdhc";
673 compatible = "fsl,imx8mp-usdhc", "fsl,imx7d-usdhc";
687 compatible = "fsl,imx8mp-usdhc", "fsl,imx7d-usdhc";
Dimx8mn.dtsi687 compatible = "fsl,imx8mn-usdhc", "fsl,imx7d-usdhc";
701 compatible = "fsl,imx8mn-usdhc", "fsl,imx7d-usdhc";
715 compatible = "fsl,imx8mn-usdhc", "fsl,imx7d-usdhc";
Dimx8mm.dtsi787 compatible = "fsl,imx8mm-usdhc", "fsl,imx7d-usdhc";
801 compatible = "fsl,imx8mm-usdhc", "fsl,imx7d-usdhc";
815 compatible = "fsl,imx8mm-usdhc", "fsl,imx7d-usdhc";
/kernel/linux/linux-4.19/drivers/mmc/host/
Dsdhci-esdhc-imx.c121 * The flag tells that the ESDHC controller is an USDHC block that is
133 * uSDHC: ADMA Length Mismatch Error occurs if the AHB read access is slow,
229 { .compatible = "fsl,imx6sx-usdhc", .data = &usdhc_imx6sx_data, },
230 { .compatible = "fsl,imx6sl-usdhc", .data = &usdhc_imx6sl_data, },
231 { .compatible = "fsl,imx6q-usdhc", .data = &usdhc_imx6q_data, },
232 { .compatible = "fsl,imx7d-usdhc", .data = &usdhc_imx7d_data, },
415 * The usdhc register returns a wrong host version. in esdhc_readw_le()
659 * The reset on usdhc fails to clear MIX_CTRL register. in esdhc_writeb_le()
928 * for the uSDHC loopback read clock in esdhc_set_strobe_dll()
1033 /* Doc Erratum: the uSDHC actual maximum timeout count is 1 << 29 */ in esdhc_get_max_timeout_count()
[all …]
/kernel/linux/linux-4.19/Documentation/devicetree/bindings/pinctrl/
Dfsl,imx-pinctrl.txt61 usdhc@219c000 { /* uSDHC4 */
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/pinctrl/
Dfsl,imx-pinctrl.txt61 usdhc@219c000 { /* uSDHC4 */

12