/kernel/linux/linux-5.10/arch/arm/kernel/ |
D | perf_event_v7.c | 179 [C(L1D)][C(OP_READ)][C(RESULT_ACCESS)] = ARMV7_PERFCTR_L1_DCACHE_ACCESS, 180 [C(L1D)][C(OP_READ)][C(RESULT_MISS)] = ARMV7_PERFCTR_L1_DCACHE_REFILL, 184 [C(L1I)][C(OP_READ)][C(RESULT_ACCESS)] = ARMV7_A8_PERFCTR_L1_ICACHE_ACCESS, 185 [C(L1I)][C(OP_READ)][C(RESULT_MISS)] = ARMV7_PERFCTR_L1_ICACHE_REFILL, 187 [C(LL)][C(OP_READ)][C(RESULT_ACCESS)] = ARMV7_A8_PERFCTR_L2_CACHE_ACCESS, 188 [C(LL)][C(OP_READ)][C(RESULT_MISS)] = ARMV7_A8_PERFCTR_L2_CACHE_REFILL, 192 [C(DTLB)][C(OP_READ)][C(RESULT_MISS)] = ARMV7_PERFCTR_DTLB_REFILL, 195 [C(ITLB)][C(OP_READ)][C(RESULT_MISS)] = ARMV7_PERFCTR_ITLB_REFILL, 198 [C(BPU)][C(OP_READ)][C(RESULT_ACCESS)] = ARMV7_PERFCTR_PC_BRANCH_PRED, 199 [C(BPU)][C(OP_READ)][C(RESULT_MISS)] = ARMV7_PERFCTR_PC_BRANCH_MIS_PRED, [all …]
|
/kernel/linux/linux-4.19/arch/arm/kernel/ |
D | perf_event_v7.c | 179 [C(L1D)][C(OP_READ)][C(RESULT_ACCESS)] = ARMV7_PERFCTR_L1_DCACHE_ACCESS, 180 [C(L1D)][C(OP_READ)][C(RESULT_MISS)] = ARMV7_PERFCTR_L1_DCACHE_REFILL, 184 [C(L1I)][C(OP_READ)][C(RESULT_ACCESS)] = ARMV7_A8_PERFCTR_L1_ICACHE_ACCESS, 185 [C(L1I)][C(OP_READ)][C(RESULT_MISS)] = ARMV7_PERFCTR_L1_ICACHE_REFILL, 187 [C(LL)][C(OP_READ)][C(RESULT_ACCESS)] = ARMV7_A8_PERFCTR_L2_CACHE_ACCESS, 188 [C(LL)][C(OP_READ)][C(RESULT_MISS)] = ARMV7_A8_PERFCTR_L2_CACHE_REFILL, 192 [C(DTLB)][C(OP_READ)][C(RESULT_MISS)] = ARMV7_PERFCTR_DTLB_REFILL, 195 [C(ITLB)][C(OP_READ)][C(RESULT_MISS)] = ARMV7_PERFCTR_ITLB_REFILL, 198 [C(BPU)][C(OP_READ)][C(RESULT_ACCESS)] = ARMV7_PERFCTR_PC_BRANCH_PRED, 199 [C(BPU)][C(OP_READ)][C(RESULT_MISS)] = ARMV7_PERFCTR_PC_BRANCH_MIS_PRED, [all …]
|
/kernel/linux/linux-4.19/arch/powerpc/perf/ |
D | e6500-pmu.c | 42 [C(OP_READ)] = { 27, 222 }, 48 [C(OP_READ)] = { 2, 254 }, 59 [C(OP_READ)] = { 0, 0 }, 71 [C(OP_READ)] = { 26, 66 }, 77 [C(OP_READ)] = { 12, 15 }, 83 [C(OP_READ)] = { -1, -1 },
|
D | e500-pmu.c | 44 [C(OP_READ)] = { 27, 0 }, 49 [C(OP_READ)] = { 2, 60 }, 60 [C(OP_READ)] = { 0, 0 }, 71 [C(OP_READ)] = { 26, 66 }, 76 [C(OP_READ)] = { 12, 15 }, 81 [C(OP_READ)] = { -1, -1 },
|
D | mpc7450-pmu.c | 363 [C(OP_READ)] = { 0, 0x225 }, 368 [C(OP_READ)] = { 0x129, 0x115 }, 373 [C(OP_READ)] = { 0, 0 }, 378 [C(OP_READ)] = { 0, 0x312 }, 383 [C(OP_READ)] = { 0, 0x223 }, 388 [C(OP_READ)] = { 0x122, 0x41c }, 393 [C(OP_READ)] = { -1, -1 },
|
/kernel/linux/linux-5.10/arch/powerpc/perf/ |
D | e6500-pmu.c | 38 [C(OP_READ)] = { 27, 222 }, 44 [C(OP_READ)] = { 2, 254 }, 55 [C(OP_READ)] = { 0, 0 }, 67 [C(OP_READ)] = { 26, 66 }, 73 [C(OP_READ)] = { 12, 15 }, 79 [C(OP_READ)] = { -1, -1 },
|
D | e500-pmu.c | 40 [C(OP_READ)] = { 27, 0 }, 45 [C(OP_READ)] = { 2, 60 }, 56 [C(OP_READ)] = { 0, 0 }, 67 [C(OP_READ)] = { 26, 66 }, 72 [C(OP_READ)] = { 12, 15 }, 77 [C(OP_READ)] = { -1, -1 },
|
D | generic-compat-pmu.c | 106 [ C(OP_READ) ] = { 120 [ C(OP_READ) ] = { 134 [ C(OP_READ) ] = { 148 [ C(OP_READ) ] = { 162 [ C(OP_READ) ] = { 176 [ C(OP_READ) ] = { 190 [ C(OP_READ) ] = {
|
D | mpc7450-pmu.c | 366 [C(OP_READ)] = { 0, 0x225 }, 371 [C(OP_READ)] = { 0x129, 0x115 }, 376 [C(OP_READ)] = { 0, 0 }, 381 [C(OP_READ)] = { 0, 0x312 }, 386 [C(OP_READ)] = { 0, 0x223 }, 391 [C(OP_READ)] = { 0x122, 0x41c }, 396 [C(OP_READ)] = { -1, -1 },
|
/kernel/linux/linux-5.10/arch/mips/kernel/ |
D | perf_event_mipsxx.c | 1026 [C(OP_READ)] = { 1036 [C(OP_READ)] = { 1053 [C(OP_READ)] = { 1063 [C(OP_READ)] = { 1073 [C(OP_READ)] = { 1084 [C(OP_READ)] = { 1107 [C(OP_READ)] = { 1117 [C(OP_READ)] = { 1134 [C(OP_READ)] = { 1149 [C(OP_READ)] = { [all …]
|
/kernel/linux/linux-5.10/arch/arc/include/asm/ |
D | perf_event.h | 128 [C(OP_READ)] = { 142 [C(OP_READ)] = { 156 [C(OP_READ)] = { 170 [C(OP_READ)] = { 185 [C(OP_READ)] = { 199 [C(OP_READ)] = { 213 [C(OP_READ)] = {
|
/kernel/linux/linux-4.19/arch/arc/include/asm/ |
D | perf_event.h | 132 [C(OP_READ)] = { 146 [C(OP_READ)] = { 160 [C(OP_READ)] = { 174 [C(OP_READ)] = { 189 [C(OP_READ)] = { 203 [C(OP_READ)] = { 217 [C(OP_READ)] = {
|
/kernel/linux/linux-4.19/arch/sh/kernel/cpu/sh4a/ |
D | perf_event.c | 120 [ C(OP_READ) ] = { 135 [ C(OP_READ) ] = { 150 [ C(OP_READ) ] = { 165 [ C(OP_READ) ] = { 180 [ C(OP_READ) ] = { 195 [ C(OP_READ) ] = { 210 [ C(OP_READ) ] = {
|
/kernel/linux/linux-5.10/arch/sh/kernel/cpu/sh4/ |
D | perf_event.c | 92 [ C(OP_READ) ] = { 107 [ C(OP_READ) ] = { 122 [ C(OP_READ) ] = { 137 [ C(OP_READ) ] = { 152 [ C(OP_READ) ] = { 167 [ C(OP_READ) ] = { 182 [ C(OP_READ) ] = {
|
/kernel/linux/linux-5.10/arch/sh/kernel/cpu/sh4a/ |
D | perf_event.c | 117 [ C(OP_READ) ] = { 132 [ C(OP_READ) ] = { 147 [ C(OP_READ) ] = { 162 [ C(OP_READ) ] = { 177 [ C(OP_READ) ] = { 192 [ C(OP_READ) ] = { 207 [ C(OP_READ) ] = {
|
/kernel/linux/linux-4.19/arch/sh/kernel/cpu/sh4/ |
D | perf_event.c | 95 [ C(OP_READ) ] = { 110 [ C(OP_READ) ] = { 125 [ C(OP_READ) ] = { 140 [ C(OP_READ) ] = { 155 [ C(OP_READ) ] = { 170 [ C(OP_READ) ] = { 185 [ C(OP_READ) ] = {
|
/kernel/linux/linux-5.10/arch/x86/events/zhaoxin/ |
D | core.c | 52 [C(OP_READ)] = { 66 [C(OP_READ)] = { 80 [C(OP_READ)] = { 94 [C(OP_READ)] = { 108 [C(OP_READ)] = { 122 [C(OP_READ)] = { 136 [C(OP_READ)] = { 156 [C(OP_READ)] = { 170 [C(OP_READ)] = { 184 [C(OP_READ)] = { [all …]
|
/kernel/linux/linux-4.19/arch/x86/events/intel/ |
D | core.c | 390 [ C(OP_READ) ] = { 404 [ C(OP_READ) ] = { 418 [ C(OP_READ) ] = { 432 [ C(OP_READ) ] = { 446 [ C(OP_READ) ] = { 460 [ C(OP_READ) ] = { 474 [ C(OP_READ) ] = { 495 [ C(OP_READ) ] = { 515 [ C(OP_READ) ] = { 583 [ C(OP_READ) ] = { [all …]
|
D | p6.c | 29 [ C(OP_READ) ] = { 43 [ C(OP_READ) ] = { 57 [ C(OP_READ) ] = { 71 [ C(OP_READ) ] = { 85 [ C(OP_READ) ] = { 99 [ C(OP_READ) ] = {
|
/kernel/linux/linux-4.19/arch/mips/kernel/ |
D | perf_event_mipsxx.c | 881 [C(OP_READ)] = { 891 [C(OP_READ)] = { 908 [C(OP_READ)] = { 918 [C(OP_READ)] = { 928 [C(OP_READ)] = { 939 [C(OP_READ)] = { 962 [C(OP_READ)] = { 972 [C(OP_READ)] = { 989 [C(OP_READ)] = { 1004 [C(OP_READ)] = { [all …]
|
/kernel/linux/linux-5.10/arch/arm64/kernel/ |
D | perf_event.c | 60 [C(L1D)][C(OP_READ)][C(RESULT_ACCESS)] = ARMV8_PMUV3_PERFCTR_L1D_CACHE, 61 [C(L1D)][C(OP_READ)][C(RESULT_MISS)] = ARMV8_PMUV3_PERFCTR_L1D_CACHE_REFILL, 63 [C(L1I)][C(OP_READ)][C(RESULT_ACCESS)] = ARMV8_PMUV3_PERFCTR_L1I_CACHE, 64 [C(L1I)][C(OP_READ)][C(RESULT_MISS)] = ARMV8_PMUV3_PERFCTR_L1I_CACHE_REFILL, 66 [C(DTLB)][C(OP_READ)][C(RESULT_MISS)] = ARMV8_PMUV3_PERFCTR_L1D_TLB_REFILL, 67 [C(DTLB)][C(OP_READ)][C(RESULT_ACCESS)] = ARMV8_PMUV3_PERFCTR_L1D_TLB, 69 [C(ITLB)][C(OP_READ)][C(RESULT_MISS)] = ARMV8_PMUV3_PERFCTR_L1I_TLB_REFILL, 70 [C(ITLB)][C(OP_READ)][C(RESULT_ACCESS)] = ARMV8_PMUV3_PERFCTR_L1I_TLB, 72 [C(LL)][C(OP_READ)][C(RESULT_MISS)] = ARMV8_PMUV3_PERFCTR_LL_CACHE_MISS_RD, 73 [C(LL)][C(OP_READ)][C(RESULT_ACCESS)] = ARMV8_PMUV3_PERFCTR_LL_CACHE_RD, [all …]
|
/kernel/linux/linux-5.10/arch/x86/events/intel/ |
D | p6.c | 29 [ C(OP_READ) ] = { 43 [ C(OP_READ) ] = { 57 [ C(OP_READ) ] = { 71 [ C(OP_READ) ] = { 85 [ C(OP_READ) ] = { 99 [ C(OP_READ) ] = {
|
D | core.c | 438 [ C(OP_READ) ] = { 452 [ C(OP_READ) ] = { 466 [ C(OP_READ) ] = { 480 [ C(OP_READ) ] = { 494 [ C(OP_READ) ] = { 508 [ C(OP_READ) ] = { 522 [ C(OP_READ) ] = { 543 [ C(OP_READ) ] = { 563 [ C(OP_READ) ] = { 631 [ C(OP_READ) ] = { [all …]
|
/kernel/linux/linux-4.19/arch/x86/events/amd/ |
D | core.c | 22 [ C(OP_READ) ] = { 36 [ C(OP_READ) ] = { 50 [ C(OP_READ) ] = { 64 [ C(OP_READ) ] = { 78 [ C(OP_READ) ] = { 92 [ C(OP_READ) ] = { 106 [ C(OP_READ) ] = { 126 [C(OP_READ)] = { 140 [C(OP_READ)] = { 154 [C(OP_READ)] = { [all …]
|
/kernel/linux/linux-4.19/arch/arm64/kernel/ |
D | perf_event.c | 211 [C(L1D)][C(OP_READ)][C(RESULT_ACCESS)] = ARMV8_PMUV3_PERFCTR_L1D_CACHE, 212 [C(L1D)][C(OP_READ)][C(RESULT_MISS)] = ARMV8_PMUV3_PERFCTR_L1D_CACHE_REFILL, 216 [C(L1I)][C(OP_READ)][C(RESULT_ACCESS)] = ARMV8_PMUV3_PERFCTR_L1I_CACHE, 217 [C(L1I)][C(OP_READ)][C(RESULT_MISS)] = ARMV8_PMUV3_PERFCTR_L1I_CACHE_REFILL, 219 [C(DTLB)][C(OP_READ)][C(RESULT_MISS)] = ARMV8_PMUV3_PERFCTR_L1D_TLB_REFILL, 220 [C(DTLB)][C(OP_READ)][C(RESULT_ACCESS)] = ARMV8_PMUV3_PERFCTR_L1D_TLB, 222 [C(ITLB)][C(OP_READ)][C(RESULT_MISS)] = ARMV8_PMUV3_PERFCTR_L1I_TLB_REFILL, 223 [C(ITLB)][C(OP_READ)][C(RESULT_ACCESS)] = ARMV8_PMUV3_PERFCTR_L1I_TLB, 225 [C(BPU)][C(OP_READ)][C(RESULT_ACCESS)] = ARMV8_PMUV3_PERFCTR_BR_PRED, 226 [C(BPU)][C(OP_READ)][C(RESULT_MISS)] = ARMV8_PMUV3_PERFCTR_BR_MIS_PRED, [all …]
|