Home
last modified time | relevance | path

Searched refs:OSC_HZ (Results 1 – 22 of 22) sorted by relevance

/third_party/uboot/u-boot-2020.01/drivers/clk/rockchip/
Dclk_rk3036.c33 .fbdiv = (u32)((u64)hz * _refdiv * _postdiv1 * _postdiv2 / OSC_HZ),\
35 _Static_assert(((u64)hz * _refdiv * _postdiv1 * _postdiv2 / OSC_HZ) *\
36 OSC_HZ / (_refdiv * _postdiv1 * _postdiv2) == hz,\
51 uint vco_hz = OSC_HZ / 1000 * div->fbdiv / div->refdiv * 1000; in rkclk_set_pll()
193 return OSC_HZ; in rkclk_pll_get_rate()
234 src_rate = mux == EMMC_SEL_24M ? OSC_HZ : clk_general_rate; in rockchip_mmc_get_clk()
250 src_clk_div = DIV_ROUND_UP(OSC_HZ / 2, freq); in rockchip_mmc_set_clk()
Dclk_rk3368.c35 #define OSC_HZ (24 * 1000 * 1000) macro
44 .nr = _nr, .nf = (u32)((u64)hz * _nr * _no / OSC_HZ), .no = _no}; \
45 _Static_assert(((u64)hz * _nr * _no / OSC_HZ) * OSC_HZ /\
72 return OSC_HZ; in rkclk_pll_get_rate()
93 uint vco_hz = OSC_HZ / 1000 * div->nf / div->nr * 1000; in rkclk_set_pll()
182 pll_rate = OSC_HZ; in rk3368_mmc_get_clk()
435 return DIV_TO_RATE(OSC_HZ, div); in rk3368_saradc_get_clk()
442 src_clk_div = DIV_ROUND_UP(OSC_HZ, hz) - 1; in rk3368_saradc_set_clk()
Dclk_rk3128.c31 .fbdiv = (u32)((u64)hz * _refdiv * _postdiv1 * _postdiv2 / OSC_HZ),\
45 uint vco_hz = OSC_HZ / 1000 * div->fbdiv / div->refdiv * 1000; in rkclk_set_pll()
78 u32 ref_khz = OSC_HZ / 1000, refdiv, fbdiv = 0; in pll_para_config()
262 return OSC_HZ; in rkclk_pll_get_rate()
303 src_rate = mux == EMMC_SEL_24M ? OSC_HZ : clk_general_rate; in rockchip_mmc_get_clk()
319 src_clk_div = DIV_ROUND_UP(OSC_HZ / 2, freq); in rockchip_mmc_set_clk()
399 return DIV_TO_RATE(OSC_HZ, div); in rk3128_saradc_get_clk()
406 src_clk_div = DIV_ROUND_UP(OSC_HZ, hz) - 1; in rk3128_saradc_set_clk()
Dclk_rk322x.c30 .fbdiv = (u32)((u64)hz * _refdiv * _postdiv1 * _postdiv2 / OSC_HZ), \
32 _Static_assert(((u64)hz * _refdiv * _postdiv1 * _postdiv2 / OSC_HZ) * \
33 OSC_HZ / (_refdiv * _postdiv1 * _postdiv2) == hz, \
48 uint vco_hz = OSC_HZ / 1000 * div->fbdiv / div->refdiv * 1000; in rkclk_set_pll()
194 return OSC_HZ; in rkclk_pll_get_rate()
236 src_rate = mux == EMMC_SEL_24M ? OSC_HZ : clk_general_rate; in rockchip_mmc_get_clk()
287 src_clk_div = DIV_ROUND_UP(OSC_HZ / 2, freq); in rockchip_mmc_set_clk()
Dclk_rv1108.c33 .fbdiv = (u32)((u64)hz * _refdiv * _postdiv1 * _postdiv2 / OSC_HZ),\
35 _Static_assert(((u64)hz * _refdiv * _postdiv1 * _postdiv2 / OSC_HZ) *\
36 OSC_HZ / (_refdiv * _postdiv1 * _postdiv2) == hz,\
72 uint vco_hz = OSC_HZ / 1000 * div->fbdiv / div->refdiv * 1000; in rkclk_set_pll()
137 freq = OSC_HZ; in rkclk_pll_get_rate()
197 return DIV_TO_RATE(OSC_HZ, div); in rv1108_saradc_get_clk()
204 src_clk_div = DIV_ROUND_UP(OSC_HZ, hz) - 1; in rv1108_saradc_set_clk()
498 mmc_clk = DIV_TO_RATE(OSC_HZ, div) / 2; in rv1108_mmc_get_clk()
522 pll_rate = OSC_HZ; in rv1108_mmc_set_clk()
Dclk_rk3288.c134 .nr = _nr, .nf = (u32)((u64)hz * _nr * _no / OSC_HZ), .no = _no};\
135 _Static_assert(((u64)hz * _nr * _no / OSC_HZ) * OSC_HZ /\
150 uint vco_hz = OSC_HZ / 1000 * div->nf / div->nr * 1000; in rkclk_set_pll()
229 uint ref_khz = OSC_HZ / 1000, nr, nf = 0; in pll_para_config()
554 return OSC_HZ; in rkclk_pll_get_rate()
600 src_rate = mux == EMMC_PLL_SELECT_24MHZ ? OSC_HZ : gclk_rate; in rockchip_mmc_get_clk()
615 src_clk_div = DIV_ROUND_UP(OSC_HZ / 2, freq); in rockchip_mmc_set_clk()
726 return DIV_TO_RATE(OSC_HZ, div); in rockchip_saradc_get_clk()
733 src_clk_div = DIV_ROUND_UP(OSC_HZ, hz) - 1; in rockchip_saradc_set_clk()
Dclk_rk3328.c34 .fbdiv = (u32)((u64)hz * _refdiv * _postdiv1 * _postdiv2 / OSC_HZ),\
241 u32 vco_khz = OSC_HZ / 1000 * div->fbdiv / div->refdiv; in rkclk_set_pll()
463 return DIV_TO_RATE(OSC_HZ, div) / 2; in rk3328_mmc_get_clk()
492 src_clk_div = DIV_ROUND_UP(OSC_HZ / 2, set_rate); in rk3328_mmc_set_clk()
537 return DIV_TO_RATE(OSC_HZ, div); in rk3328_saradc_get_clk()
544 src_clk_div = DIV_ROUND_UP(OSC_HZ, hz) - 1; in rk3328_saradc_set_clk()
Dclk_rk3188.c74 .nr = _nr, .nf = (u32)((u64)hz * _nr * _no / OSC_HZ), .no = _no};\
75 _Static_assert(((u64)hz * _nr * _no / OSC_HZ) * OSC_HZ /\
91 uint vco_hz = OSC_HZ / 1000 * div->nf / div->nr * 1000; in rkclk_set_pll()
242 return OSC_HZ; in rkclk_pll_get_rate()
Dclk_rk3308.c258 return DIV_TO_RATE(OSC_HZ, div) / 2; in rk3308_mmc_get_clk()
288 src_clk_div = DIV_ROUND_UP(OSC_HZ / 2, set_rate); in rk3308_mmc_set_clk()
314 return DIV_TO_RATE(OSC_HZ, div); in rk3308_saradc_get_clk()
323 src_clk_div = DIV_ROUND_UP(OSC_HZ, hz); in rk3308_saradc_set_clk()
342 return DIV_TO_RATE(OSC_HZ, div); in rk3308_tsadc_get_clk()
351 src_clk_div = DIV_ROUND_UP(OSC_HZ, hz); in rk3308_tsadc_set_clk()
461 parent = OSC_HZ; in rk3308_vop_get_clk()
521 if (best_rate != hz && hz == OSC_HZ) { in rk3308_vop_set_clk()
Dclk_pll.c37 OSC_HZ = 24 * 1000000, enumerator
262 return OSC_HZ; in rk3036_pll_get_rate()
282 u64 frac_rate = OSC_HZ * (u64)frac; in rk3036_pll_get_rate()
Dclk_rk3399.c46 .fbdiv = (u32)((u64)hz * _refdiv * _postdiv1 * _postdiv2 / OSC_HZ),\
317 u32 vco_khz = OSC_HZ / 1000 * div->fbdiv / div->refdiv; in rkclk_set_pll()
359 u32 ref_khz = OSC_HZ / KHz, refdiv, fbdiv = 0; in pll_para_config()
737 return DIV_TO_RATE(OSC_HZ, div); in rk3399_mmc_get_clk()
757 src_clk_div = DIV_ROUND_UP(OSC_HZ / 2, set_rate); in rk3399_mmc_set_clk()
874 return DIV_TO_RATE(OSC_HZ, div); in rk3399_saradc_get_clk()
881 src_clk_div = DIV_ROUND_UP(OSC_HZ, hz) - 1; in rk3399_saradc_set_clk()
Dclk_px30.c95 u32 ref_khz = OSC_HZ / KHz, refdiv, fbdiv = 0; in pll_clk_set_by_auto()
214 vco_hz = OSC_HZ / 1000 * rate->fbdiv / rate->refdiv * 1000; in rkclk_set_pll()
267 return OSC_HZ; in rkclk_pll_get_rate()
530 return DIV_TO_RATE(OSC_HZ, div) / 2; in px30_mmc_get_clk()
561 src_clk_div = DIV_ROUND_UP(OSC_HZ / 2, set_rate); in px30_mmc_set_clk()
639 return DIV_TO_RATE(OSC_HZ, div); in px30_saradc_get_clk()
647 src_clk_div = DIV_ROUND_UP(OSC_HZ, hz); in px30_saradc_set_clk()
665 return DIV_TO_RATE(OSC_HZ, div); in px30_tsadc_get_clk()
673 src_clk_div = DIV_ROUND_UP(OSC_HZ, hz); in px30_tsadc_set_clk()
/third_party/uboot/u-boot-2020.01/arch/arm/include/asm/arch-rockchip/
Dcru_rk3328.h49 #define OSC_HZ (24 * MHz) macro
Dcru_rk3188.h8 #define OSC_HZ (24 * 1000 * 1000) macro
Dcru_rk3399.h71 #define OSC_HZ (24*MHz) macro
Dcru_rk3036.h10 #define OSC_HZ (24 * 1000 * 1000) macro
Dcru_rk3128.h12 #define OSC_HZ (24 * MHz) macro
Dcru_rk322x.h11 #define OSC_HZ (24 * MHz) macro
Dcru_rk3288.h11 #define OSC_HZ (24 * 1000 * 1000) macro
Dcru_rv1108.h11 #define OSC_HZ (24 * 1000 * 1000) macro
Dcru_px30.h12 #define OSC_HZ (24 * MHz) macro
/third_party/uboot/u-boot-2020.01/arch/arm/include/asm/arch-rk3308/
Dcru_rk3308.h11 #define OSC_HZ (24 * MHz) macro