Searched refs:ddr_zq_cntl (Results 1 – 21 of 21) sorted by relevance
| /third_party/uboot/u-boot-2020.01/board/freescale/corenet_ds/ |
| D | p4080ds_ddr.c | 103 .ddr_zq_cntl = CONFIG_SYS_DDR_ZQ_CNTL,
135 .ddr_zq_cntl = CONFIG_SYS_DDR_ZQ_CNTL,
167 .ddr_zq_cntl = CONFIG_SYS_DDR_ZQ_CNTL,
199 .ddr_zq_cntl = CONFIG_SYS_DDR_ZQ_CNTL,
231 .ddr_zq_cntl = CONFIG_SYS_DDR_ZQ_CNTL,
263 .ddr_zq_cntl = CONFIG_SYS_DDR_ZQ_CNTL,
295 .ddr_zq_cntl = CONFIG_SYS_DDR_ZQ_CNTL,
327 .ddr_zq_cntl = CONFIG_SYS_DDR_ZQ_CNTL,
|
| /third_party/uboot/u-boot-2020.01/drivers/ddr/fsl/ |
| D | mpc85xx_ddr_gen3.c | 132 out_be32(&ddr->ddr_zq_cntl, regs->ddr_zq_cntl); in fsl_ddr_set_memctl_regs()
205 out_be32(&ddr->ddr_zq_cntl, regs->ddr_zq_cntl & 0x7fffffff); in fsl_ddr_set_memctl_regs()
330 out_be32(&ddr->ddr_zq_cntl, regs->ddr_zq_cntl); in fsl_ddr_set_memctl_regs()
|
| D | arm_ddr_gen3.c | 109 ddr_out32(&ddr->ddr_zq_cntl, regs->ddr_zq_cntl); in fsl_ddr_set_memctl_regs()
|
| D | fsl_ddr_gen4.c | 166 ddr_out32(&ddr->ddr_zq_cntl, regs->ddr_zq_cntl); in fsl_ddr_set_memctl_regs()
|
| D | ctrl_regs.c | 2214 ddr->ddr_zq_cntl = (0 in set_ddr_zq_cntl()
2223 debug("FSLDDR: zq_cntl = 0x%08x\n", ddr->ddr_zq_cntl); in set_ddr_zq_cntl()
|
| D | interactive.c | 667 CFG_REGS(ddr_zq_cntl), in print_fsl_memctl_config_regs()
758 CFG_REGS(ddr_zq_cntl), in fsl_ddr_regs_edit()
|
| /third_party/uboot/u-boot-2020.01/board/freescale/bsc9132qds/ |
| D | spl_minimal.c | 40 __raw_writel(CONFIG_SYS_DDR_ZQ_CONTROL, &ddr->ddr_zq_cntl); in sdram_init()
60 __raw_writel(CONFIG_SYS_DDR_ZQ_CONTROL, &ddr->ddr_zq_cntl); in sdram_init()
|
| D | ddr.c | 38 .ddr_zq_cntl = CONFIG_SYS_DDR_ZQ_CONTROL,
65 .ddr_zq_cntl = CONFIG_SYS_DDR_ZQ_CONTROL,
|
| /third_party/uboot/u-boot-2020.01/board/freescale/p1010rdb/ |
| D | ddr.c | 41 .ddr_zq_cntl = CONFIG_SYS_DDR_ZQ_CONTROL,
68 .ddr_zq_cntl = CONFIG_SYS_DDR_ZQ_CONTROL,
|
| /third_party/uboot/u-boot-2020.01/board/freescale/p1_twr/ |
| D | ddr.c | 47 .ddr_zq_cntl = CONFIG_SYS_DDR_ZQ_CONTROL, in fixed_sdram()
|
| /third_party/uboot/u-boot-2020.01/board/freescale/ls1043ardb/ |
| D | ddr.h | 93 .ddr_zq_cntl = 0x8A090705,
|
| /third_party/uboot/u-boot-2020.01/board/freescale/bsc9131rdb/ |
| D | spl_minimal.c | 47 __raw_writel(CONFIG_SYS_DDR_ZQ_CONTROL, &ddr->ddr_zq_cntl); in sdram_init()
|
| D | ddr.c | 39 .ddr_zq_cntl = CONFIG_SYS_DDR_ZQ_CONTROL,
|
| /third_party/uboot/u-boot-2020.01/board/Arcturus/ucp1020/ |
| D | ddr.c | 107 .ddr_zq_cntl = CONFIG_SYS_DDR_ZQ_CONTROL, in fixed_sdram()
|
| /third_party/uboot/u-boot-2020.01/board/freescale/ls1021atsn/ |
| D | ls1021atsn.c | 71 out_be32(&ddr->ddr_zq_cntl, DDR_DDR_ZQ_CNTL); in ddrmc_init()
|
| /third_party/uboot/u-boot-2020.01/board/freescale/ls1021aiot/ |
| D | ls1021aiot.c | 79 out_be32(&ddr->ddr_zq_cntl, DDR_DDR_ZQ_CNTL); in ddrmc_init()
|
| /third_party/uboot/u-boot-2020.01/board/freescale/p1_p2_rdb_pc/ |
| D | ddr.c | 239 .ddr_zq_cntl = CONFIG_SYS_DDR_ZQ_CONTROL, in fixed_sdram()
|
| /third_party/uboot/u-boot-2020.01/include/ |
| D | fsl_immap.h | 54 u32 ddr_zq_cntl; /* ZQ calibration control*/ member
|
| D | fsl_ddr_sdram.h | 283 unsigned int ddr_zq_cntl; member
|
| /third_party/uboot/u-boot-2020.01/board/freescale/mpc8569mds/ |
| D | mpc8569mds.c | 254 out_be32(&ddr->ddr_zq_cntl, CONFIG_SYS_DDR_ZQ_CNTL); in fixed_sdram()
|
| /third_party/uboot/u-boot-2020.01/board/freescale/ls1021atwr/ |
| D | ls1021atwr.c | 185 out_be32(&ddr->ddr_zq_cntl, DDR_DDR_ZQ_CNTL); in ddrmc_init()
|