Home
last modified time | relevance | path

Searched refs:ddrconf (Results 1 – 16 of 16) sorted by relevance

/third_party/uboot/u-boot-2020.01/drivers/ram/rockchip/
Dsdram_px30.c204 u32 ddrconf = -1; in calculate_ddrconfig() local
213 ddrconf = 7 + bw; in calculate_ddrconfig()
215 ddrconf = 12 - bw; in calculate_ddrconfig()
216 ddrconf = d4_rbc_2_d3_rbc[ddrconf - 7]; in calculate_ddrconfig()
221 ddrconf = i; in calculate_ddrconfig()
228 return ddrconf; in calculate_ddrconfig()
241 u32 cs_pst, bg, max_row, ddrconf; in set_ctl_address_map() local
260 ddrconf = cap_info->ddrconfig; in set_ctl_address_map()
263 if (d4_rbc_2_d3_rbc[i] == ddrconf) { in set_ctl_address_map()
264 ddrconf = 7 + i; in set_ctl_address_map()
[all …]
Dsdram_rk3328.c140 u32 ddrconf = -1; in calculate_ddrconfig() local
161 ddrconf = i; in calculate_ddrconfig()
172 ddrconf = i; in calculate_ddrconfig()
178 ddrconf = 8; in calculate_ddrconfig()
188 ddrconf = i; in calculate_ddrconfig()
198 ddrconf = i; in calculate_ddrconfig()
204 if (ddrconf > 20) in calculate_ddrconfig()
207 return ddrconf; in calculate_ddrconfig()
280 writel(ddrconfig, &dram->msch->ddrconf); in set_ddrconfig()
Dsdram_rk322x.c572 writel(i, &axi_bus->ddrconf); in dram_cfg_rbc()
631 writel(6, &axi_bus->ddrconf); in dram_cap_detect()
633 writel(3, &axi_bus->ddrconf); in dram_cap_detect()
652 writel(10, &axi_bus->ddrconf); in dram_cap_detect()
Dsdram_rk3188.c529 writel(sdram_params->base.ddrconfig, &chan->msch->ddrconf); in dram_cfg_rbc()
655 writel(1, &chan->msch->ddrconf); in sdram_col_row_detect()
773 writel(1, &chan->msch->ddrconf); in sdram_init()
782 writel(4, &chan->msch->ddrconf); in sdram_init()
Ddmc-rk3368.c610 writel(6, &msch->ddrconf); in sdram_col_row_detect()
630 writel(15, &msch->ddrconf); in sdram_col_row_detect()
759 writel(i, &msch->ddrconf); in msch_niu_config()
Dsdram_rk3288.c587 writel(sdram_params->base.ddrconfig, &chan->msch->ddrconf); in dram_cfg_rbc()
700 writel(4, &chan->msch->ddrconf); in sdram_col_row_detect()
899 writel(15, &chan->msch->ddrconf); in sdram_init()
Dsdram_rk3399.c1473 writel(ddrconfig | (ddrconfig << 8), &ddr_msch_regs->ddrconf); in set_ddrconfig()
2619 writel(ddrconfig | (ddrconfig << 8), &ddr_msch_regs->ddrconf); in dram_set_max_col()
2659 writel(1 | (1 << 8), &ddr_msch_regs->ddrconf); in dram_set_max_row()
/third_party/uboot/u-boot-2020.01/arch/arm/include/asm/arch-rockchip/
Dddr_rk3188.h17 u32 ddrconf; member
Dsdram_rk3399.h47 u32 ddrconf; member
Dsdram_rk3328.h226 u32 ddrconf; member
Dddr_rk3368.h166 u32 ddrconf; member
Dddr_rk3288.h209 u32 ddrconf; member
Dsdram_rk3036.h303 u32 ddrconf; member
Dsdram_rk322x.h251 u32 ddrconf; member
/third_party/uboot/u-boot-2020.01/doc/device-tree-bindings/clock/
Drockchip,rk3288-dmc.txt106 ddrconf - value for ddrconf register
/third_party/uboot/u-boot-2020.01/arch/arm/mach-rockchip/rk3036/
Dsdram_rk3036.c693 writel(i, &axi_bus->ddrconf); in dram_cfg_rbc()